Andere Kunden interessierten sich auch für
![Design Methodology for highly Reliable Digital ASIC Designs]( "Design Methodology for highly Reliable Digital ASIC Designs")
Design Methodology for highly Reliable Digital ASIC Designs45,99 €![Designing Reliable and Efficient Networks on Chips]( "Designing Reliable and Efficient Networks on Chips")
Designing Reliable and Efficient Networks on Chips110,99 €![Designing Reliable and Efficient Networks on Chips]( "Designing Reliable and Efficient Networks on Chips")
Designing Reliable and Efficient Networks on Chips125,99 €![Microstructure, Stress and Defect Evolution]( "Microstructure, Stress and Defect Evolution")
Microstructure, Stress and Defect Evolution46,99 €![Highly Reliable Reconfigurable Real Time Systems]( "Highly Reliable Reconfigurable Real Time Systems")
Highly Reliable Reconfigurable Real Time Systems16,99 €![Design of Energy Efficient and Error Tolerant Approximate Multipliers]( "Design of Energy Efficient and Error Tolerant Approximate Multipliers")
Design of Energy Efficient and Error Tolerant Approximate Multipliers44,99 €![Low Power CMOS Approximate Voting Architecture for Reliable Computing]( "Low Power CMOS Approximate Voting Architecture for Reliable Computing")
Low Power CMOS Approximate Voting Architecture for Reliable Computing23,99 €
In this book, detailed investigation of a recently proposed transistor-level defect-tolerant technique for nanoelectronics is performed. The investigated technique replaces each transistor by an N^2-transistor structure (N=2,3 ,k) and guarantees defect tolerance of all permanent defects of multiplicity (N-1) in each transistor structure. The theoretical and experimental analysis for the defect tolerance of stuck-open and stuck-short defects for quadded transistor structure i.e.,(N=2) is extended for the nona transistor structure i.e.,(N=3). Comparison of defect tolerance of transistor structures (N=2,3) against other techniques like Triple Intervowen Redundancy (TIR) and Quadded Logic (QL) is carried out experimentally. It is shown that the combinations of defect tolerance at both the transistor level and gate level have significantly improved circuit defect tolerance. For this, combination of Triple Modular Redundancy (TMR) with majority gate implemented with N^2-transistor structure is investigated in this thesis. Application of N^2-transistor structure for handling soft errors is also investigated and a novel approach based on quadded transistor structure is proposed.