Andere Kunden interessierten sich auch für
![Kommunikationstechnik]( "Kommunikationstechnik")
Kommunikationstechnik44,99 €![CMOS PLL Synthesizers: Analysis and Design]( "CMOS PLL Synthesizers: Analysis and Design")
CMOS PLL Synthesizers: Analysis and Design74,99 €![CMOS Pll Synthesizers: Analysis and Design]( "CMOS Pll Synthesizers: Analysis and Design")
CMOS Pll Synthesizers: Analysis and Design122,99 €![A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop]( "A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop")
A Low Jitter ¿ Low Phase Noise Wideband Digital Phase Locked Loop46,99 €![Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications]( "Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications")
Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications63,99 €![Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications]( "Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications")
Ultra-Low-Voltage Frequency Synthesizer and Successive-Approximation Analog-to-Digital Converter for Biomedical Applications63,99 €![Ku & Ka Band Propagation Impairments]( "Ku & Ka Band Propagation Impairments")
Ku & Ka Band Propagation Impairments53,99 €
Satellites are crucial in global communications, necessitating widespread transceiver use. Frequency bands, carefully chosen to prevent interference, employ Phase-Locked Loops (PLLs) as synthesizers. Designing a single-chip PLL for efficient frequency multiplication is vital in today's tech landscape. Literature reveals a gap in research for the Ku band (12-18 GHz), lacking single-chip, wideband PLLs. This work introduces a 12-18 GHz charge pump-based integer-N PLL, compact at 0.076mm², designed in 0.18mim CMOS technology using Cadence Virtuoso. Achieving exceptional phase noise performance (-122.83 dBc/Hz at 1 MHz offset), it fulfills satellite communication requirements with reduced PFD dead zones, negligible current mismatch, and impressive dynamic range. Lock-in range: 8.69 GHz, capture range: 5 MHz, demonstrating the feasibility of a fully integrated PLL chip for superior satellite applications.