2 Concept ( Tools - Specification ( Tools + Design Stages ( Tools - Implementation ( Tools Figure 1-1. A nominal, multi-stage development process From that beginning, we have progressed to the point where the EDA community at large, including both users and developers of the tools, are interested in more unified environments. Here, the notion is that the tools used at the various stages in the development process need to be able to complement each other, and to communicate with one another efficiently using effective file exchange capabilities. Furthermore, the idea of capturing all the tool…mehr
2 Concept ( Tools - Specification ( Tools + Design Stages ( Tools - Implementation ( Tools Figure 1-1. A nominal, multi-stage development process From that beginning, we have progressed to the point where the EDA community at large, including both users and developers of the tools, are interested in more unified environments. Here, the notion is that the tools used at the various stages in the development process need to be able to complement each other, and to communicate with one another efficiently using effective file exchange capabilities. Furthermore, the idea of capturing all the tool support needed for an EDA development into a unified support environment is now becoming a reality. This reality is evidenced by some of the EDA suites we now see emerging, wherein several tool functions are integrated under a common graphical user interface (GUI), with supporting file exchange and libraries to enable all tool functions to operate effectively and synergistically. This concept, which we illustrate in Figure 1- 2, is the true future ofEDA.Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
1 Introduction.- 1.1 Electronic Design Automation (EDA) and Testing.- 1.2 The VHSIC Hardware Description Language (VHDL).- 1.3 WAVES with VHDL.- 1.4 Overview of the Text.- 2 The History and Background of WAVES.- 2.1 WAVES History.- 2.2 WAVES-VHDL Integration for Modeling and Simulation.- 2.3 WAVES Common Packages (the WAVES 1164 Library).- 3 WAVEFORM Concepts.- 3.1 Waveforms.- 3.2 Characteristics and Structure of the Waveform.- 3.3 Composing the Time-based Waveform.- 4 WAVES Concepts.- 4.1 The Logic Value System.- 4.2 Pin Codes.- 4.3 Frames and Frame Sets.- 5 The WAVES Dataset.- 5.1 Overview of the Design and Testing Environment.- 5.2 The WAVES Dataset Structure.- 5.3 WAVES Files.- 5.4 The External Files.- 5.5 The Header File.- 5.6 The WAVES Dataset Development Procedure.- 6 Complete WAVES/VHDL Integration.- 6.1 The Integrated WAVES-VHDL Simulation System.- 6.2 The WAVES_1164_Utilities Package.- 6.3 Implementation of the WAVES-VHDL Simulation System.- 6.4 Example: The 54/74180 8-Bit Parity Generator/Checker.- 7 The External File.- 7.1 Required File Declarations.- 7.2 The External File Format.- 8 Some Practical Issues and Examples in WAVES.- 8.1 Relative Edge Placement in WAVES.- 8.2 Bi-Directional Pin Issues in WAVES.- 9 Capturing Waveforms and Supporting Automatic Test Equipment (ATE).- 9.1 Description of the Case Study.- 9.2 A WAVES Dataset for the AM2901.- 9.3 A Testbench for the AM2901.- 10 WAVES Level 2.- 10.1 External Files in Level 2.- 10.2 Waveform Generation Procedures in Level 2.- 10.3 WAVES Level 2 Constructs.- 10.4 WAVES Level 2 Usage.- 10.5 Summary.- 11 Interactive Waveforms: Handshaking and Matching.- 11.1 Handshake Delays.- 11.2 Matching.- 12 Using WAVES for Boundary-Scan Architectures.- 12.1 Boundary-Scan Architecture.- 12.2 External File Conventions.- 12.3 Waveform Generation Procedure.- 12.4 Boundary-Scan Example.- 12.5 References.- Appendix A WAVES Logic Value System for IEEE STD 1164-1993.- Appendix B WAVES_1164_Pin_Codes.- Appendix C WAVES_1164_Frames Package.- Appendix D WAVES_1164_Utilities Package.- Application Index.- Topic Index.
1 Introduction.- 1.1 Electronic Design Automation (EDA) and Testing.- 1.2 The VHSIC Hardware Description Language (VHDL).- 1.3 WAVES with VHDL.- 1.4 Overview of the Text.- 2 The History and Background of WAVES.- 2.1 WAVES History.- 2.2 WAVES-VHDL Integration for Modeling and Simulation.- 2.3 WAVES Common Packages (the WAVES 1164 Library).- 3 WAVEFORM Concepts.- 3.1 Waveforms.- 3.2 Characteristics and Structure of the Waveform.- 3.3 Composing the Time-based Waveform.- 4 WAVES Concepts.- 4.1 The Logic Value System.- 4.2 Pin Codes.- 4.3 Frames and Frame Sets.- 5 The WAVES Dataset.- 5.1 Overview of the Design and Testing Environment.- 5.2 The WAVES Dataset Structure.- 5.3 WAVES Files.- 5.4 The External Files.- 5.5 The Header File.- 5.6 The WAVES Dataset Development Procedure.- 6 Complete WAVES/VHDL Integration.- 6.1 The Integrated WAVES-VHDL Simulation System.- 6.2 The WAVES_1164_Utilities Package.- 6.3 Implementation of the WAVES-VHDL Simulation System.- 6.4 Example: The 54/74180 8-Bit Parity Generator/Checker.- 7 The External File.- 7.1 Required File Declarations.- 7.2 The External File Format.- 8 Some Practical Issues and Examples in WAVES.- 8.1 Relative Edge Placement in WAVES.- 8.2 Bi-Directional Pin Issues in WAVES.- 9 Capturing Waveforms and Supporting Automatic Test Equipment (ATE).- 9.1 Description of the Case Study.- 9.2 A WAVES Dataset for the AM2901.- 9.3 A Testbench for the AM2901.- 10 WAVES Level 2.- 10.1 External Files in Level 2.- 10.2 Waveform Generation Procedures in Level 2.- 10.3 WAVES Level 2 Constructs.- 10.4 WAVES Level 2 Usage.- 10.5 Summary.- 11 Interactive Waveforms: Handshaking and Matching.- 11.1 Handshake Delays.- 11.2 Matching.- 12 Using WAVES for Boundary-Scan Architectures.- 12.1 Boundary-Scan Architecture.- 12.2 External File Conventions.- 12.3 Waveform Generation Procedure.- 12.4 Boundary-Scan Example.- 12.5 References.- Appendix A WAVES Logic Value System for IEEE STD 1164-1993.- Appendix B WAVES_1164_Pin_Codes.- Appendix C WAVES_1164_Frames Package.- Appendix D WAVES_1164_Utilities Package.- Application Index.- Topic Index.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826