Andere Kunden interessierten sich auch für
![Entropy and Heart Rate Variability]( "Entropy and Heart Rate Variability")
Entropy and Heart Rate Variability46,99 €![Efficient Routing Algorithm for Delay Tolerant Networks]( "Efficient Routing Algorithm for Delay Tolerant Networks")
Efficient Routing Algorithm for Delay Tolerant Networks29,99 €![Fault-Tolerant Data Aggregation Methods in Sensor Networks]( "Fault-Tolerant Data Aggregation Methods in Sensor Networks")
Fault-Tolerant Data Aggregation Methods in Sensor Networks48,99 €![A Novel approach for Fault Tolerant Nano Memory Applications]( "A Novel approach for Fault Tolerant Nano Memory Applications")
A Novel approach for Fault Tolerant Nano Memory Applications26,99 €![Low Power Fault Tolerant Latches and Flip-flops]( "Low Power Fault Tolerant Latches and Flip-flops")
Low Power Fault Tolerant Latches and Flip-flops44,99 €![Fault Tolerant DPFC]( "Fault Tolerant DPFC")
Fault Tolerant DPFC29,99 €![Process Variation Tolerant VLSI Designs]( "Process Variation Tolerant VLSI Designs")
Process Variation Tolerant VLSI Designs29,99 €
NoC have been successfully replacing interconnects in multi-core chip. As technology scales down, process variations cause NoC links designed to be identical to have different electrical properties. We propose statistical design methodology that uses a statistical guard to tolerate variations with lower guard than conventional worst-case design. Thus saving power at low failure rate. A variability-aware NoC topology and geometry scaling, in addition to topology evaluation from variation perspective help the designer to perform scaling and choose the topology with lower variations for different technology nodes and NoC size. Finally, variability-aware routing algorithms make use of process variability link failure probability and adapt routing to reduce the NoC failure rate.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.