Andere Kunden interessierten sich auch für
![Verilog and SystemVerilog Gotchas]( "Verilog and SystemVerilog Gotchas")
Verilog and SystemVerilog Gotchas85,99 €![Assertion-Based Design]( "Assertion-Based Design")
Assertion-Based Design110,99 €![Assertion-Based Design]( "Assertion-Based Design")
Assertion-Based Design98,99 €![Hardware Verification with System Verilog]( "Hardware Verification with System Verilog")
Hardware Verification with System Verilog130,99 €![The Complete Verilog Book]( "The Complete Verilog Book")
The Complete Verilog Book189,99 €![Hardware Verification with System Verilog]( "Hardware Verification with System Verilog")
Hardware Verification with System Verilog81,99 €![Systemverilog for Design Second Edition]( "Systemverilog for Design Second Edition")
Systemverilog for Design Second Edition281,99 €
In programming, "Gotcha" is a well known term. A gotcha is a language feature, which, if misused, causes unexpected - and, in hardware design, potentially disastrous - behavior. The purpose of this book is to enable engineers to write better Verilog/SystemVerilog design and verification code, and to deliver digital designs to market more quickly.
This book shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize these common coding mistakes, and know how to avoid them. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug the errors.
This book is unique because while there are many books that teach the language, and a few that try to teach coding style, no other book addresses how to recognize and avoid coding errors with these languages.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
This book shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize these common coding mistakes, and know how to avoid them. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug the errors.
This book is unique because while there are many books that teach the language, and a few that try to teach coding style, no other book addresses how to recognize and avoid coding errors with these languages.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.