Andere Kunden interessierten sich auch für
![Intelligent VLSI Based Robust Router]( "Intelligent VLSI Based Robust Router")
Intelligent VLSI Based Robust Router38,99 €![Decoder Architectures for Low-Density Parity-Check Codes]( "Decoder Architectures for Low-Density Parity-Check Codes")
Decoder Architectures for Low-Density Parity-Check Codes32,99 €![Adaptive Application-Specific Instrumentation and Control Microsystems]( "Adaptive Application-Specific Instrumentation and Control Microsystems")
Adaptive Application-Specific Instrumentation and Control Microsystems44,99 €![Enabling active locomotion and advanced features in capsule endoscopy]( "Enabling active locomotion and advanced features in capsule endoscopy")
Enabling active locomotion and advanced features in capsule endoscopy40,99 €![ASIC Design for a Coherent Optical Receiver DSPU]( "ASIC Design for a Coherent Optical Receiver DSPU")
ASIC Design for a Coherent Optical Receiver DSPU32,99 €![Interface IC Design for MEMS Resonant Devices]( "Interface IC Design for MEMS Resonant Devices")
Interface IC Design for MEMS Resonant Devices44,99 €![Synthesis of Asynchronous Circuits from Simulink Specifications]( "Synthesis of Asynchronous Circuits from Simulink Specifications")
Synthesis of Asynchronous Circuits from Simulink Specifications38,99 €
This book attempts to develop a Low Power VLSI Architectures for Neural Network based Image Compression. The power is a very important criterion, since the neural network is a parallel massive structure and hence consumes more power. Hence in this book it is explained to develop, design and implement dedicated low power VLSI architectures for image compression based on neural networks, optimizing for speed, area and power. In this book it is also explained new architecture for Neural Network based image compression for ASIC implementation. The results for different architectures are also explained with the ASIC implementation results obtained for complexity, power, area and speed.