Andere Kunden interessierten sich auch für
![Principles of VLSI RTL Design]( "Principles of VLSI RTL Design")
Principles of VLSI RTL Design66,99 €![Minimizing and Exploiting Leakage in VLSI Design]( "Minimizing and Exploiting Leakage in VLSI Design")
Minimizing and Exploiting Leakage in VLSI Design81,99 €![On and Off-Chip Crosstalk Avoidance in VLSI Design]( "On and Off-Chip Crosstalk Avoidance in VLSI Design")
On and Off-Chip Crosstalk Avoidance in VLSI Design81,99 €![Analysis and Design of Resilient VLSI Circuits]( "Analysis and Design of Resilient VLSI Circuits")
Analysis and Design of Resilient VLSI Circuits81,99 €![VLSI Physical Design: From Graph Partitioning to Timing Closure]( "VLSI Physical Design: From Graph Partitioning to Timing Closure")
VLSI Physical Design: From Graph Partitioning to Timing Closure59,99 €![Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems]( "Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems")
Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems74,99 €![Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs]( "Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs")
Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs82,99 €
The book contains MOS Transistor, CMOS logic, Inverter, Pass Transistor, Transmission gate, Layout Design Rules, Gate Layouts, Stick Diagrams, Long-Channel I-V Charters tics, C-V Charters tics, Non ideal I-V Effects, DC Transfer characteristics, RC Delay Model, Elmore Delay, Linear Delay Model, Logical effort, Parasitic Delay, Delay in Logic Gate, Scaling. Circuit Families: Static CMOS, Rationed Circuits, Cascade Voltage Switch Logic, Dynamic Circuits, Pass Transistor Logic, Transmission Gates, Domino, Dual Rail Domino, CPL, DCVSPG, DPL, Circuit Pitfalls. Power: Dynamic Power, Static Power, Low Power Architecture.