Andere Kunden interessierten sich auch für
![Analysis and Design of Resilient VLSI Circuits]( "Analysis and Design of Resilient VLSI Circuits")
Analysis and Design of Resilient VLSI Circuits81,99 €![On and Off-Chip Crosstalk Avoidance in VLSI Design]( "On and Off-Chip Crosstalk Avoidance in VLSI Design")
On and Off-Chip Crosstalk Avoidance in VLSI Design81,99 €![Minimizing and Exploiting Leakage in VLSI Design]( "Minimizing and Exploiting Leakage in VLSI Design")
Minimizing and Exploiting Leakage in VLSI Design81,99 €![Processor and System-on-Chip Simulation]( "Processor and System-on-Chip Simulation")
Processor and System-on-Chip Simulation74,99 €![C Compilers for ASIPs]( "C Compilers for ASIPs")
C Compilers for ASIPs96,99 €![Scalable Techniques for Formal Verification]( "Scalable Techniques for Formal Verification")
Scalable Techniques for Formal Verification82,99 €![Analog Layout Synthesis]( "Analog Layout Synthesis")
Analog Layout Synthesis110,99 €
Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact.
"VLSI Physical Design: From Graph Partitioning to Timing Closure"
introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.
"VLSI Physical Design: From Graph Partitioning to Timing Closure"
introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.
This book covers the basic algorithms underlying all physical design steps and also shows how they are applied to current instances of the design problems. It will serve the EDA and design community well. It will be a foundational text and reference for the next generation of professionals who will be called on to continue the advancement of our chip design tools.
Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Corp
--------
A clear sign of when a field matures is the availability of a widely accepted textbook. Finally, there is a well-balanced textbook that introduces the key components of a layout synthesis flow with sufficient depth and an eye for the context in which they are used.
It lucidly presents what any maker of chip design tools should have as a core foundation.
Prof. Ralph H.J.M. Otten, Technical University of Eindhoven
-------
This is the book I wish I had when I taught EDA in the past, and the one I'm using from now on.
Dr. Louis K. Scheffer, Howard Hughes Medical Institute
-------
I would happily use this book when teaching Physical Design.
I know of no other work that's as comprehensive and up-to-date, with algorithmic focus and clear pseudocode for the key algorithms.
The book is beautifully designed!
Prof. John P. Hayes, University of Michigan
-------
The entire field of electronic design automation owes the authors a great debt for providing a single coherent source on physical design that is clear and tutorial in nature, while providing details on key state-of-the-art topics such as timing closure.
Prof. Kurt Keutzer, University of California, Berkeley
-------
An excellent balance of the basics and more advanced concepts, presented by top experts in the field.
Prof. Sachin Sapatnekar, University of Minnesota
Dr. Leon Stok, Vice President, Electronic Design Automation, IBM Corp
--------
A clear sign of when a field matures is the availability of a widely accepted textbook. Finally, there is a well-balanced textbook that introduces the key components of a layout synthesis flow with sufficient depth and an eye for the context in which they are used.
It lucidly presents what any maker of chip design tools should have as a core foundation.
Prof. Ralph H.J.M. Otten, Technical University of Eindhoven
-------
This is the book I wish I had when I taught EDA in the past, and the one I'm using from now on.
Dr. Louis K. Scheffer, Howard Hughes Medical Institute
-------
I would happily use this book when teaching Physical Design.
I know of no other work that's as comprehensive and up-to-date, with algorithmic focus and clear pseudocode for the key algorithms.
The book is beautifully designed!
Prof. John P. Hayes, University of Michigan
-------
The entire field of electronic design automation owes the authors a great debt for providing a single coherent source on physical design that is clear and tutorial in nature, while providing details on key state-of-the-art topics such as timing closure.
Prof. Kurt Keutzer, University of California, Berkeley
-------
An excellent balance of the basics and more advanced concepts, presented by top experts in the field.
Prof. Sachin Sapatnekar, University of Minnesota