A Selection of Extended Versions of the Best Papers of the Fourteenth International Conference on Very Large Scale Integration of System on Chip (Vlsi-Soc2007), October 15-17, 2007, Atlanta, USA Herausgegeben:Reis, Ricardo; Mooney, Vincent; Hasler, Paul
A Selection of Extended Versions of the Best Papers of the Fourteenth International Conference on Very Large Scale Integration of System on Chip (Vlsi-Soc2007), October 15-17, 2007, Atlanta, USA Herausgegeben:Reis, Ricardo; Mooney, Vincent; Hasler, Paul
This book contains extended and revised versions of the best papers that were presented during the fifteenth edition of the IFIP/IEEE WG10.5 International Conference on Very Large Scale Integration, a global System-on-a-Chip Design & CAD conference. The 15th conference was held at the Georgia Institute of Technology, Atlanta, USA (October 15-17, 2007). Previous conferences have taken place in Edinburgh, Trondheim, Vancouver, Munich, Grenoble, Tokyo, Gramado, Lisbon, Montpellier, Darmstadt, Perth and Nice. The purpose of this conference, sponsored by IFIP TC 10 Working Group 10.5 and by the…mehr
This book contains extended and revised versions of the best papers that were presented during the fifteenth edition of the IFIP/IEEE WG10.5 International Conference on Very Large Scale Integration, a global System-on-a-Chip Design & CAD conference. The 15th conference was held at the Georgia Institute of Technology, Atlanta, USA (October 15-17, 2007). Previous conferences have taken place in Edinburgh, Trondheim, Vancouver, Munich, Grenoble, Tokyo, Gramado, Lisbon, Montpellier, Darmstadt, Perth and Nice. The purpose of this conference, sponsored by IFIP TC 10 Working Group 10.5 and by the IEEE Council on Electronic Design Automation (CEDA), is to provide a forum to exchange ideas and show industrial and academic research results in the field of microelectronics design. The current trend toward increasing chip integration and technology process advancements brings about stimulating new challenges both at the physical and system-design levels, as well in the test of these systems.VLSI-SoC conferences aim to address these exciting new issues.Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Produktdetails
Produktdetails
IFIP Advances in Information and Communication Technology 291
Artikelnr. des Verlages: 12577590, 978-0-387-89557-4
2009 edition
Seitenzahl: 290
Erscheinungstermin: 13. April 2009
Englisch
Abmessung: 242mm x 162mm x 23mm
Gewicht: 638g
ISBN-13: 9780387895574
ISBN-10: 0387895574
Artikelnr.: 25683728
Herstellerkennzeichnung
Libri GmbH
Europaallee 1
36244 Bad Hersfeld
06621 890
Inhaltsangabe
Statistical Analysis of Normality of Systematic and Random Variability of Flip-Flop Race Immunity in 130nm and 90nm CMOS Technologies..- Use of Gray Decoding for Implementation of Symmetric Functions.- A Programmable Multi-Dimensional Analog Radial-Basis- Function-Based Classifier.- Compression-based SoC Test Infrastructures.- Parametric Structure-Preserving Model Order Reduction.- ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching.- QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques.- Accurate Performance Estimation using Circuit Matrix Models in Analog Circuit Synthesis.- Statistical and Numerical Approach for a Computer efficient circuit yield analysis.- SWORD: A SAT like Prover Using Word Level Information.- A new analytical approach of the impact of jitter on continuous time delta sigma converters..- An adaptive genetic algorithm for dynamically reconfigurable modules allocation.- The Hazard-Free Superscalar Pipeline Fast Fourier Transform Architecture and Algorithm.- System and Procesor Design Effort Estimation.- Reconfigurable Acceleration with Binary Compatibility for General Purpose Processors.- First Order, Quasi-Static, SOI Charge Conserving Power Dissipation Model.
Statistical Analysis of Normality of Systematic and Random Variability of Flip-Flop Race Immunity in 130nm and 90nm CMOS Technologies..- Use of Gray Decoding for Implementation of Symmetric Functions.- A Programmable Multi-Dimensional Analog Radial-Basis- Function-Based Classifier.- Compression-based SoC Test Infrastructures.- Parametric Structure-Preserving Model Order Reduction.- ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching.- QoS in Networks-on-Chip - Beyond Priority and Circuit Switching Techniques.- Accurate Performance Estimation using Circuit Matrix Models in Analog Circuit Synthesis.- Statistical and Numerical Approach for a Computer efficient circuit yield analysis.- SWORD: A SAT like Prover Using Word Level Information.- A new analytical approach of the impact of jitter on continuous time delta sigma converters..- An adaptive genetic algorithm for dynamically reconfigurable modules allocation.- The Hazard-Free Superscalar Pipeline Fast Fourier Transform Architecture and Algorithm.- System and Procesor Design Effort Estimation.- Reconfigurable Acceleration with Binary Compatibility for General Purpose Processors.- First Order, Quasi-Static, SOI Charge Conserving Power Dissipation Model.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826