Andere Kunden interessierten sich auch für
![Wafer-Level Optics]( "Wafer-Level Optics")
Wafer-Level Optics22,99 €![Mixed-Domain Simulation and Wafer-Level Packaging of RF-MEMS Devices]( "Mixed-Domain Simulation and Wafer-Level Packaging of RF-MEMS Devices")
Mixed-Domain Simulation and Wafer-Level Packaging of RF-MEMS Devices51,99 €![Wafer Prober]( "Wafer Prober")
Wafer Prober19,99 €![Wafer-Scale Integration]( "Wafer-Scale Integration")
Wafer-Scale Integration22,99 €![Wafer Testing]( "Wafer Testing")
Wafer Testing19,99 €![Fan-Out Wafer-Level Packaging]( "Fan-Out Wafer-Level Packaging")
Fan-Out Wafer-Level Packaging103,99 €![Advances in Embedded and Fan-Out Wafer Level Packaging Technologies]( "Advances in Embedded and Fan-Out Wafer Level Packaging Technologies")
Advances in Embedded and Fan-Out Wafer Level Packaging Technologies157,99 €
Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online. Wafer-Level Packaging (WLP) refers to the technology of packaging an integrated circuit at wafer level. WLP is essentially a true chip scale package (CSP) technology, since the resulting package is practically of the same size as the die.. Wafer-level packaging has the ability to enable true integration of wafer fab, packaging, test, and burn-in at wafer level in order to streamline the manufacturing process undergone by a device from silicon start to customer shipment.