Andere Kunden interessierten sich auch für
![VHDL for Simulation, Synthesis and Formal Proofs of Hardware]( "VHDL for Simulation, Synthesis and Formal Proofs of Hardware")
VHDL for Simulation, Synthesis and Formal Proofs of Hardware245,99 €![Formal Semantics for VHDL]( "Formal Semantics for VHDL")
Formal Semantics for VHDL123,99 €![The Verilog(r) Hardware Description Language]( "The Verilog(r) Hardware Description Language")
The Verilog(r) Hardware Description Language144,99 €![Hardware Verification with System Verilog]( "Hardware Verification with System Verilog")
Hardware Verification with System Verilog130,99 €![Hardware Verification with System Verilog]( "Hardware Verification with System Verilog")
Hardware Verification with System Verilog81,99 €![Digital Computer Arithmetic Datapath Design Using Verilog HDL]( "Digital Computer Arithmetic Datapath Design Using Verilog HDL")
Digital Computer Arithmetic Datapath Design Using Verilog HDL83,99 €![Generating Hardware Assertion Checkers]( "Generating Hardware Assertion Checkers")
Generating Hardware Assertion Checkers74,99 €
mental improvements during the same period. What is clearly needed in verification techniques and technology is the equivalent of a synthesis productivity breakthrough. In the second edition of Writing Testbenches, Bergeron raises the verification level of abstraction by introducing coverage-driven constrained-random transaction-level self-checking testbenches all made possible through the introduction of hardware verification languages (HVLs), such as e from Verisity and OpenVera from Synopsys. The state-of-art methodologies described in Writing Test benches will contribute greatly to the much-needed equivalent of a synthesis breakthrough in verification productivity. I not only highly recommend this book, but also I think it should be required reading by anyone involved in design and verification of today's ASIC, SoCs and systems. Harry Foster Chief Architect Verplex Systems, Inc. xviii Writing Testbenches: Functional Verification of HDL Models PREFACE If you survey hardware design groups, you will learn that between 60% and 80% of their effort is now dedicated to verification.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
"Brilliant. Janick Bergeron has built on his ground-breaking first version of Writing Testbenches in this second edition..." (Grant Martin, Fellow, Cadence Berkeley Labs) "In the latest edition, Mr. Bergeron continues to keep pace with the industry while providing world-class solutions to the verification problem..." (Chris Macinonski, Senior Engineer, Qualis Design Corp.) "Many companies out there now owe their current verification methodologies to this book. From it they have learned the secrets of efficiency, effectiveness and re-use as they apply to verification..." (Brian Bailey, Chief Technologist, Mentor Graphics Corp.) "A must have bible for understanding verification issues and techniques with HDLs and HVLs, and for writing effective, readable and reusable testbenches within a best-in-class verification process." (Ben Cohen, VhdlCohen Training)