81,95 €
81,95 €
inkl. MwSt.
Sofort per Download lieferbar
81,95 €
81,95 €
inkl. MwSt.
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
Als Download kaufen
81,95 €
inkl. MwSt.
Sofort per Download lieferbar
Jetzt verschenken
81,95 €
inkl. MwSt.
Sofort per Download lieferbar

Alle Infos zum eBook verschenken
  • Format: PDF

As the requirements for low power consumption and very small physical dimensions in portable, wearable and implantable medical devices are calling for integrated circuit design techniques using MOSFETs operating in the subthreshold regime, this book first revisits some well-known circuit techniques that use CMOS devices biased in subthreshold in order to establish nanopower integrated circuit designs. Based on the these findings, this book shows the development of a class-AB current-mode sample-and-hold circuit with an order of magnitude improvement in its figure of merit compared to other…mehr

  • Geräte: PC
  • ohne Kopierschutz
  • eBook Hilfe
  • Größe: 23.22MB
Produktbeschreibung
As the requirements for low power consumption and very small physical dimensions in portable, wearable and implantable medical devices are calling for integrated circuit design techniques using MOSFETs operating in the subthreshold regime, this book first revisits some well-known circuit techniques that use CMOS devices biased in subthreshold in order to establish nanopower integrated circuit designs. Based on the these findings, this book shows the development of a class-AB current-mode sample-and-hold circuit with an order of magnitude improvement in its figure of merit compared to other state-of-the-art designs. Also, the concepts and design procedures of 1) single-branch filters 2) follower-integrator-based lowpass filters and 3) modular transconductance reduction techniques for very low frequency filters are presented. Finally, to serve the requirement of a very large signal swing in an energy-based action potential detector, a nanopower class-AB current-mode analog multiplier is designed to handle input current amplitudes of more than 10 times the bias current of the multiplier circuit. The invented filter circuits have been fabricated in a standard 0.18 µ CMOS process in order to verify our circuit concepts and design procedures. Their experimental results are reported.

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Autorenporträt
Chutham Sawigun, Wouter A. Serdijn