- Describes a number of techniques at circuits and systems level that increase sleep-mode efficiency to prolong the battery life, without sacrificing performance parameters;
- Enables readers to design for compactness, which requires fewer bulky external components and circuit topologies that lend themselves easily to full on-chip integration;
- Offers insights on how the efficiency boosting techniques for power management IC designs work toward society's quest for higher energy efficiency.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.