Joseph Cavanagh

Computer Arithmetic and Verilog HDL Fundamentals (eBook, PDF)

• Format: PDF

Produktbeschreibung

Comprehensive and self-contained, this text covers the design of various arithmetic circuits using Verilog HDL for fixed-point, decimal, and floating-point number representations. It contains examples using different algorithms for both combinational and clocked sequential arithmetic circuits. The text presents topics in computer arithmetic, such as residue checking, parity prediction, logical and algebraic shifters, and arithmetic and logic units (ALUs). The text also features Verilog HDL projects which include the design module implemented using built-in primitives, dataflow, behavioral, or structural modeling, the test bench module, the outputs, and the waveforms obtained from the simulator to illustrate complete functional design operation. All designs are carried through to completion.

---

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Produktdetails

• Verlag: Taylor & Francis
• Seitenzahl: 971
• Erscheinungstermin: 19. Dezember 2017
• Englisch
• ISBN-13: 9781439811276
• Artikelnr.: 50529404

Autorenporträt

Joseph Cavanagh is an adjunct professor in the computer engineering department at Santa Clara University in California.