Sie sind bereits eingeloggt. Klicken Sie auf 2. tolino select Abo, um fortzufahren.
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
This book provides readers with a variety of algorithms and software tools, dedicated to the physical design of through-silicon-via (TSV) based, three-dimensional integrated circuits. It describes numerous “manufacturing-ready” GDSII-level layouts of TSV-based 3D ICs developed with the tools covered in the book. This book will also feature sign-off level analysis of timing, power, signal integrity, and thermal analysis for 3D IC designs. Full details of the related algorithms will be provided so that the readers will be able not only to grasp the core mechanics of the physical design tools,…mehr
This book provides readers with a variety of algorithms and software tools, dedicated to the physical design of through-silicon-via (TSV) based, three-dimensional integrated circuits. It describes numerous “manufacturing-ready” GDSII-level layouts of TSV-based 3D ICs developed with the tools covered in the book. This book will also feature sign-off level analysis of timing, power, signal integrity, and thermal analysis for 3D IC designs. Full details of the related algorithms will be provided so that the readers will be able not only to grasp the core mechanics of the physical design tools, but also to be able to reproduce and improve upon the results themselves. This book will also offer various design-for-manufacturability (DFM), design-for-reliability (DFR), and design-for-testability (DFT) techniques that are considered critical to the physical design process.
Regular vs Irregular TSV Placementfor 3D IC.- Steiner Routingfor 3D IC.- Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC.- Power Delivery Network Design for 3D IC.- 3D Clock Routing for Pre-bond Testability.- TSV-to-TSV Coupling Analysis and Optimization.- TSV Current Crowding and Power Integrity.- Modeling of Atomic Concentration at the Wire-to-TSV Interface.- Multi-Objective Archetectural Floorplanning for 3D IC.- Thermal-aware Gate-level Placement for 3D IC.- 3D IC Cooling with Micro-Fluidic Channels.- Mechanical Reliability Analysis and Optimization for 3D IC.- Impact of Mechanical Stress on Timing Variation for 3D IC.- Chip/Package Co-Analysis of Mechanical Stress for 3D IC.- 3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations.- TSV Interfracial Crack Analysis and Optimization.- Ultra High Logic Designs Using Monolithic 3D Integration.- Impact of TSV Scaling on 3D IC Design Quality.- 3D-MAPS: 3DMassively Parallel Processor with Stacked Memory.
Regular vs Irregular TSV Placementfor 3D IC.- Steiner Routingfor 3D IC.- Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC.- Power Delivery Network Design for 3D IC.- 3D Clock Routing for Pre-bond Testability.- TSV-to-TSV Coupling Analysis and Optimization.- TSV Current Crowding and Power Integrity.- Modeling of Atomic Concentration at the Wire-to-TSV Interface.- Multi-Objective Archetectural Floorplanning for 3D IC.- Thermal-aware Gate-level Placement for 3D IC.- 3D IC Cooling with Micro-Fluidic Channels.- Mechanical Reliability Analysis and Optimization for 3D IC.- Impact of Mechanical Stress on Timing Variation for 3D IC.- Chip/Package Co-Analysis of Mechanical Stress for 3D IC.- 3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations.- TSV Interfracial Crack Analysis and Optimization.- Ultra High Logic Designs Using Monolithic 3D Integration.- Impact of TSV Scaling on 3D IC Design Quality.- 3D-MAPS: 3DMassively Parallel Processor with Stacked Memory.
Regular vs Irregular TSV Placementfor 3D IC.- Steiner Routingfor 3D IC.- Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC.- Power Delivery Network Design for 3D IC.- 3D Clock Routing for Pre-bond Testability.- TSV-to-TSV Coupling Analysis and Optimization.- TSV Current Crowding and Power Integrity.- Modeling of Atomic Concentration at the Wire-to-TSV Interface.- Multi-Objective Archetectural Floorplanning for 3D IC.- Thermal-aware Gate-level Placement for 3D IC.- 3D IC Cooling with Micro-Fluidic Channels.- Mechanical Reliability Analysis and Optimization for 3D IC.- Impact of Mechanical Stress on Timing Variation for 3D IC.- Chip/Package Co-Analysis of Mechanical Stress for 3D IC.- 3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations.- TSV Interfracial Crack Analysis and Optimization.- Ultra High Logic Designs Using Monolithic 3D Integration.- Impact of TSV Scaling on 3D IC Design Quality.- 3D-MAPS: 3DMassively Parallel Processor with Stacked Memory.
Regular vs Irregular TSV Placementfor 3D IC.- Steiner Routingfor 3D IC.- Buffer Insertion for 3D IC.- Low Power Clock Routing for 3D IC.- Power Delivery Network Design for 3D IC.- 3D Clock Routing for Pre-bond Testability.- TSV-to-TSV Coupling Analysis and Optimization.- TSV Current Crowding and Power Integrity.- Modeling of Atomic Concentration at the Wire-to-TSV Interface.- Multi-Objective Archetectural Floorplanning for 3D IC.- Thermal-aware Gate-level Placement for 3D IC.- 3D IC Cooling with Micro-Fluidic Channels.- Mechanical Reliability Analysis and Optimization for 3D IC.- Impact of Mechanical Stress on Timing Variation for 3D IC.- Chip/Package Co-Analysis of Mechanical Stress for 3D IC.- 3D Chip/Packaging Co-Analysis of Stress-Induced Timing Variations.- TSV Interfracial Crack Analysis and Optimization.- Ultra High Logic Designs Using Monolithic 3D Integration.- Impact of TSV Scaling on 3D IC Design Quality.- 3D-MAPS: 3DMassively Parallel Processor with Stacked Memory.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Shop der buecher.de GmbH & Co. KG i.I. Bürgermeister-Wegele-Str. 12, 86167 Augsburg Amtsgericht Augsburg HRA 13309
