Embedded Computer Systems: Architectures, Modeling, and Simulation (eBook, PDF)
24th International Conference, SAMOS 2024, Samos, Greece, June 29 - July 4, 2024, Proceedings, Part I Redaktion: Carro, Luigi; Pilato, Christian; Regazzoni, Francesco
Embedded Computer Systems: Architectures, Modeling, and Simulation (eBook, PDF)
24th International Conference, SAMOS 2024, Samos, Greece, June 29 - July 4, 2024, Proceedings, Part I Redaktion: Carro, Luigi; Pilato, Christian; Regazzoni, Francesco
Sie sind bereits eingeloggt. Klicken Sie auf 2. tolino select Abo, um fortzufahren.
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
The two-volume set LNCS 15226 and 15227 constitutes the refereed proceedings of the 24th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2024, held in Samos, Greece, during June 29-July 4, 2024. The 24 full papers, 10 full papers in 2 special sessions and 4 poster session included in this book were carefully reviewed and selected from 57 submissions. This SAMOS 2024 covers the topics systems themselves - through their applications; architectures; and underlying processors - or methods created to automate their design.
The two-volume set LNCS 15226 and 15227 constitutes the refereed proceedings of the 24th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2024, held in Samos, Greece, during June 29-July 4, 2024.
The 24 full papers, 10 full papers in 2 special sessions and 4 poster session included in this book were carefully reviewed and selected from 57 submissions. This SAMOS 2024 covers the topics systems themselves - through their applications; architectures; and underlying processors - or methods created to automate their design.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
Die Herstellerinformationen sind derzeit nicht verfügbar.
Inhaltsangabe
.- FAA+RTS: Designing Fault-Aware Adaptive Real-Time Systems - From Specification to Execution. .- Experimental Assessment and Biaffine Modeling of the Impact of Ambient Temperature on SoC Power Requirements. .- EPIC-Q : Equivalent-Policy Invariant Comparison enhanced transfer Q learning for run-time SoC performance-power optimization. .- Accelerating Depthwise Separable Convolutions on Ultra-Low-Power Devices. .- It's all about PR - Smart Benchmarking AI Accelerators using Performance Representatives. .- Travel Time-Based Task Mapping for NoC-Based DNN Accelerator. .- HW-EPOLL: Hardware-Assisted User Space Event Notification for Epoll Syscall. .- SIZALIZER: Multilevel Analysis Framework for Object Size Optimization. .- SafeFloatZone: Identify Safe Domains for Elementary Functions. .- Radar Object Detection on a Vector Processor using Sparse Convolutional Neural Networks. .- Optimizing QAM Demodulation with NEON SIMD and Algorithmic Ap proximation Techniques. .- A Novel Chaining-Based Indirect Addressing Mode in a Vertical Vector Processor. .- AutoSync Framework for expressing Synchronization Intentions in Multi threaded Programs. .- HyRPF: Hybrid RRAM Prototyping on FPGA. .- GLoRia: An Energy-Efficient GPU-RRAM System Stack for Large Neural Networks. .- Evaluating the Impact of Racetrack Memory Misalignment Faults on BNNs Performance. .- NanoSoftController: A Minimal Soft Processor for System State Control in FPGA Systems.
.- FAA+RTS: Designing Fault-Aware Adaptive Real-Time Systems - From Specification to Execution. .- Experimental Assessment and Biaffine Modeling of the Impact of Ambient Temperature on SoC Power Requirements. .- EPIC-Q : Equivalent-Policy Invariant Comparison enhanced transfer Q learning for run-time SoC performance-power optimization. .- Accelerating Depthwise Separable Convolutions on Ultra-Low-Power Devices. .- It's all about PR - Smart Benchmarking AI Accelerators using Performance Representatives. .- Travel Time-Based Task Mapping for NoC-Based DNN Accelerator. .- HW-EPOLL: Hardware-Assisted User Space Event Notification for Epoll Syscall. .- SIZALIZER: Multilevel Analysis Framework for Object Size Optimization. .- SafeFloatZone: Identify Safe Domains for Elementary Functions. .- Radar Object Detection on a Vector Processor using Sparse Convolutional Neural Networks. .- Optimizing QAM Demodulation with NEON SIMD and Algorithmic Ap proximation Techniques. .- A Novel Chaining-Based Indirect Addressing Mode in a Vertical Vector Processor. .- AutoSync Framework for expressing Synchronization Intentions in Multi threaded Programs. .- HyRPF: Hybrid RRAM Prototyping on FPGA. .- GLoRia: An Energy-Efficient GPU-RRAM System Stack for Large Neural Networks. .- Evaluating the Impact of Racetrack Memory Misalignment Faults on BNNs Performance. .- NanoSoftController: A Minimal Soft Processor for System State Control in FPGA Systems.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826