Emerging Technologies and Circuits (eBook, PDF)
149,79 €
inkl. MwSt.
Sofort per Download lieferbar
0 °P sammeln
Emerging Technologies and Circuits (eBook, PDF)
- Format: PDF
- Merkliste
- Auf die Merkliste
- Bewerten Bewerten
- Teilen
- Produkt teilen
- Produkterinnerung
- Produkterinnerung
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei
bücher.de, um das eBook-Abo tolino select nutzen zu können.
Hier können Sie sich einloggen
Hier können Sie sich einloggen
Sie sind bereits eingeloggt. Klicken Sie auf 2. tolino select Abo, um fortzufahren.
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
- Geräte: PC
- ohne Kopierschutz
- eBook Hilfe
- Größe: 11.37MB
- Upload möglich
Andere Kunden interessierten sich auch für
- Andrei PavlovCMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies (eBook, PDF)160,49 €
- Michael FuldeVariation Aware Analog and Mixed-Signal Circuit Design in Emerging Multi-Gate CMOS Technologies (eBook, PDF)96,29 €
- Embedded Memories for Nano-Scale VLSIs (eBook, PDF)149,79 €
- Ultra-Low Voltage Nano-Scale Memories (eBook, PDF)106,99 €
- Planar Double-Gate Transistor (eBook, PDF)149,79 €
- FinFETs and Other Multi-Gate Transistors (eBook, PDF)213,99 €
- Compact Modeling (eBook, PDF)139,09 €
-
-
-
Produktdetails
- Verlag: Springer Netherland
- Erscheinungstermin: 28. September 2010
- Englisch
- ISBN-13: 9789048193790
- Artikelnr.: 37411512
Synergy Between Design and Technology: A Key Factor in the Evolving Microelectronic Landscape.- EMERGING TECHNOLOGY AND DEVICES.- New State Variable Opportunities Beyond CMOS: A System Perspective.- A Simple Compact Model to Analyze the Impact of Ballistic and Quasi-Ballistic Transport on Ring Oscillator Performance.- ADVANCED DEVICES AND CIRUITS.- Low-Voltage Scaled 6T FinFET SRAM Cells.- Independent-Double-Gate FINFET SRAM Cell for Drastic Leakage Current Reduction.- Metal Gate Effects on a 32 nm Metal Gate Resistor.- RELIABILITY AND SEU.- Threshold Voltage Shift Instability Induced by Plasma Charging Damage in MOSFETS with High-K Dielectric.- Analysis of SI Substrate Damage Induced by Inductively Coupled Plasma Reactor with Various Superposed Bias Frequencies.- POWER, TIMING AND VARIABILITY.- CMOS SOI Technology for WPAN: Application to 60 GHZ LNA.- SRAM Memory Cell Leakage Reduction Design Techniques in 65 nm Low Power PD-SOI CMOS.- Resilient Circuits for Dynamic Variation Tolerance.- Process Variability-Induced Timing Failures – A Challenge in Nanometer CMOS Low-Power Design.- How Does Inverse Temperature Dependence Affect Timing Sign-Off.- CMOS Logic Gates Leakage Modeling Under Statistical Process Variations.- On-Chip Circuit Technique for Measuring Jitter and Skew with Picosecond Resolution.- ANALOG AND MIXED SIGNAL.- DC–DC Converter Technologies for On-Chip Distributed Power Supply Systems – 3D Stacking and Hybrid Operation.- Sampled Analog Signal Processing: From Software-Defined to Software Radio.
Synergy Between Design and Technology: A Key Factor in the Evolving Microelectronic Landscape.- EMERGING TECHNOLOGY AND DEVICES.- New State Variable Opportunities Beyond CMOS: A System Perspective.- A Simple Compact Model to Analyze the Impact of Ballistic and Quasi-Ballistic Transport on Ring Oscillator Performance.- ADVANCED DEVICES AND CIRUITS.- Low-Voltage Scaled 6T FinFET SRAM Cells.- Independent-Double-Gate FINFET SRAM Cell for Drastic Leakage Current Reduction.- Metal Gate Effects on a 32 nm Metal Gate Resistor.- RELIABILITY AND SEU.- Threshold Voltage Shift Instability Induced by Plasma Charging Damage in MOSFETS with High-K Dielectric.- Analysis of SI Substrate Damage Induced by Inductively Coupled Plasma Reactor with Various Superposed Bias Frequencies.- POWER, TIMING AND VARIABILITY.- CMOS SOI Technology for WPAN: Application to 60 GHZ LNA.- SRAM Memory Cell Leakage Reduction Design Techniques in 65 nm Low Power PD-SOI CMOS.- Resilient Circuits for Dynamic Variation Tolerance.- Process Variability-Induced Timing Failures - A Challenge in Nanometer CMOS Low-Power Design.- How Does Inverse Temperature Dependence Affect Timing Sign-Off.- CMOS Logic Gates Leakage Modeling Under Statistical Process Variations.- On-Chip Circuit Technique for Measuring Jitter and Skew with Picosecond Resolution.- ANALOG AND MIXED SIGNAL.- DC-DC Converter Technologies for On-Chip Distributed Power Supply Systems - 3D Stacking and Hybrid Operation.- Sampled Analog Signal Processing: From Software-Defined to Software Radio.
Synergy Between Design and Technology: A Key Factor in the Evolving Microelectronic Landscape.- EMERGING TECHNOLOGY AND DEVICES.- New State Variable Opportunities Beyond CMOS: A System Perspective.- A Simple Compact Model to Analyze the Impact of Ballistic and Quasi-Ballistic Transport on Ring Oscillator Performance.- ADVANCED DEVICES AND CIRUITS.- Low-Voltage Scaled 6T FinFET SRAM Cells.- Independent-Double-Gate FINFET SRAM Cell for Drastic Leakage Current Reduction.- Metal Gate Effects on a 32 nm Metal Gate Resistor.- RELIABILITY AND SEU.- Threshold Voltage Shift Instability Induced by Plasma Charging Damage in MOSFETS with High-K Dielectric.- Analysis of SI Substrate Damage Induced by Inductively Coupled Plasma Reactor with Various Superposed Bias Frequencies.- POWER, TIMING AND VARIABILITY.- CMOS SOI Technology for WPAN: Application to 60 GHZ LNA.- SRAM Memory Cell Leakage Reduction Design Techniques in 65 nm Low Power PD-SOI CMOS.- Resilient Circuits for Dynamic Variation Tolerance.- Process Variability-Induced Timing Failures – A Challenge in Nanometer CMOS Low-Power Design.- How Does Inverse Temperature Dependence Affect Timing Sign-Off.- CMOS Logic Gates Leakage Modeling Under Statistical Process Variations.- On-Chip Circuit Technique for Measuring Jitter and Skew with Picosecond Resolution.- ANALOG AND MIXED SIGNAL.- DC–DC Converter Technologies for On-Chip Distributed Power Supply Systems – 3D Stacking and Hybrid Operation.- Sampled Analog Signal Processing: From Software-Defined to Software Radio.
Synergy Between Design and Technology: A Key Factor in the Evolving Microelectronic Landscape.- EMERGING TECHNOLOGY AND DEVICES.- New State Variable Opportunities Beyond CMOS: A System Perspective.- A Simple Compact Model to Analyze the Impact of Ballistic and Quasi-Ballistic Transport on Ring Oscillator Performance.- ADVANCED DEVICES AND CIRUITS.- Low-Voltage Scaled 6T FinFET SRAM Cells.- Independent-Double-Gate FINFET SRAM Cell for Drastic Leakage Current Reduction.- Metal Gate Effects on a 32 nm Metal Gate Resistor.- RELIABILITY AND SEU.- Threshold Voltage Shift Instability Induced by Plasma Charging Damage in MOSFETS with High-K Dielectric.- Analysis of SI Substrate Damage Induced by Inductively Coupled Plasma Reactor with Various Superposed Bias Frequencies.- POWER, TIMING AND VARIABILITY.- CMOS SOI Technology for WPAN: Application to 60 GHZ LNA.- SRAM Memory Cell Leakage Reduction Design Techniques in 65 nm Low Power PD-SOI CMOS.- Resilient Circuits for Dynamic Variation Tolerance.- Process Variability-Induced Timing Failures - A Challenge in Nanometer CMOS Low-Power Design.- How Does Inverse Temperature Dependence Affect Timing Sign-Off.- CMOS Logic Gates Leakage Modeling Under Statistical Process Variations.- On-Chip Circuit Technique for Measuring Jitter and Skew with Picosecond Resolution.- ANALOG AND MIXED SIGNAL.- DC-DC Converter Technologies for On-Chip Distributed Power Supply Systems - 3D Stacking and Hybrid Operation.- Sampled Analog Signal Processing: From Software-Defined to Software Radio.