Andere Kunden interessierten sich auch für
![On and Off-Chip Crosstalk Avoidance in VLSI Design (eBook, PDF)]( "On and Off-Chip Crosstalk Avoidance in VLSI Design (eBook, PDF)")
On and Off-Chip Crosstalk Avoidance in VLSI Design (eBook, PDF)106,99 €![Routing Congestion in VLSI Circuits (eBook, PDF)]( "Routing Congestion in VLSI Circuits (eBook, PDF)")
Routing Congestion in VLSI Circuits (eBook, PDF)106,99 €![Nanosystems Design and Technology (eBook, PDF)]( "Nanosystems Design and Technology (eBook, PDF)")
Nanosystems Design and Technology (eBook, PDF)96,29 €![Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS (eBook, PDF)]( "Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS (eBook, PDF)")
Low-Power Low-Voltage Sigma-Delta Modulators in Nanometer CMOS (eBook, PDF)96,29 €![Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms (eBook, PDF)]( "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms (eBook, PDF)")
Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms (eBook, PDF)149,79 €![Static Timing Analysis for Nanometer Designs (eBook, PDF)]( "Static Timing Analysis for Nanometer Designs (eBook, PDF)")
Static Timing Analysis for Nanometer Designs (eBook, PDF)181,89 €![Timing Optimization Through Clock Skew Scheduling (eBook, PDF)]( "Timing Optimization Through Clock Skew Scheduling (eBook, PDF)")
Timing Optimization Through Clock Skew Scheduling (eBook, PDF)96,29 €
At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.
In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.
In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.