Jim Jeffers, James Reinders

High Performance Parallelism Pearls Volume Two (eBook, ePUB)

Multicore and Many-core Programming Approaches

• Format: ePub

Produktbeschreibung

High Performance Parallelism Pearls Volume 2 offers another set of examples that demonstrate how to leverage parallelism. Similar to Volume 1, the techniques included here explain how to use processors and coprocessors with the same programming - illustrating the most effective ways to combine Xeon Phi coprocessors with Xeon and other multicore processors. The book includes examples of successful programming efforts, drawn from across industries and domains such as biomed, genetics, finance, manufacturing, imaging, and more. Each chapter in this edited work includes detailed explanations of the programming techniques used, while showing high performance results on both Intel Xeon Phi coprocessors and multicore processors. Learn from dozens of new examples and case studies illustrating "success stories" demonstrating not just the features of Xeon-powered systems, but also how to leverage parallelism across these heterogeneous systems.

• Promotes write-once, run-anywhere coding, showing how to code for high performance on multicore processors and Xeon Phi
• Examples from multiple vertical domains illustrating real-world use of Xeon Phi coprocessors
• Source code available for download to facilitate further exploration

---

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Produktdetails

• Verlag: Elsevier Science & Techn.
• Seitenzahl: 592
• Erscheinungstermin: 28. Juli 2015
• Englisch
• ISBN-13: 9780128038901
• Artikelnr.: 43814444

Autorenporträt

Jim Jeffers was the primary strategic planner and one of the first full-time employees on the program that became Intel ® MIC. He served as lead SW Engineering Manager on the program and formed and launched the SW development team. As the program evolved, he became the workloads (applications) and SW performance team manager. He has some of the deepest insight into the market, architecture and programming usages of the MIC product line. He has been a developer and development manager for embedded and high performance systems for close to 30 years.