· Discusses the entire life cycle process of IP cores, from specification to production, including IP modeling, verification, optimization, and protection;
· Introduce a deep introduction for Verilog for both implementation and verification point of view.
· Demonstrates how to use IP in applications such as memory controllers and SoC buses.
· Describes a new verification methodology called bug localization;
· Presents a novel scan-chain methodology for RTL debugging;
· Enables readers to employ UVM methodology in straightforward, practical terms.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.