Leakage in Nanometer CMOS Technologies (eBook, PDF)

Redaktion: Narendra, Siva G.; Chandrakasan, Anantha P.

• Format: PDF

Produktbeschreibung

Covers in detail promising solutions at the device, circuit, and architecture levels of abstraction after first explaining the sensitivity of the various MOS leakage sources to these conditions from the first principles.

Also treated are the resulting effects so the reader understands the effectiveness of leakage power reduction solutions under these different conditions.

Case studies supply real-world examples that reap the benefits of leakage power reduction solutions as the book highlights different device design choices that exist to mitigate increases in the leakage components as technology scales.

---

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Produktdetails

• Verlag: Springer US
• Seitenzahl: 308
• Erscheinungstermin: 10. März 2006
• Englisch
• ISBN-13: 9780387281339
• Artikelnr.: 37288066

Autorenporträt

Anantha Chandrakasan is an associate professor of electrical engineering and computer science at the Massachusetts Institute of Technology. His research interests include the energy efficient implementation of DSPs, wireless microsensor networks, and CAD tools for VLSI.

Inhaltsangabe

Taxonomy of Leakage: Sources, Impact, and Solutions.- Leakage Dependence on Input Vector.- Power Gating and Dynamic Voltage Scaling.- Methodologies for Power Gating.- Body Biasing.- Process Variation and Adaptive Design.- Memory Leakage Reduction.- Active Leakage Reduction and Multi-Performance Devices.- Impact of Leakage Power and Variation on Testing.- Case Study: Leakage Reduction in Hitachi/Renesas Microprocessors.- Case Study: Leakage Reduction in the Intel Xscale Microprocessor.- Transistor Design to Reduce Leakage.