This comprehensive treatment of the challenges in low-power RF CMOS design deals with the design and implementation of low- power wireless transceivers in a standard digital CMOS process. It addresses trade-offs and techniques that improve performance, from the component level to the architectural level.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.