Memory Management for Synthesis of DSP Software focuses on techniques for minimizing memory requirements during the synthesis of software from dataflow representations of DSP systems. This book reviews research for compiling synchronous dataflow specifications. Building on the formal foundation of synchronous dataflow-based software synthesis, it discusses recently developed techniques along with underlying theories that optimize memory consumption during compilation of synchronous dataflow specifications. It also describes buffer sharing models and techniques as well as addresses the DSA problem and its various solutions. This text is ideal for electrical and computer engineers.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.