P. P. Jonker

Morphological Image Processing: Architecture and VLSI design (eBook, PDF)

• Format: PDF

Produktbeschreibung

Summary Based on the experiences of past designs and the outcome of recent studies in the comparisons of low-level image processing architectures, a pipelined system for real time low-image processing has been designed and realized in CMOS technology. To minimize design pitfalls, a study was performed to the details of the design solutions that have been found in embodimentsof the three main architectural groups of image processing; the Square Processor Arrays, the Linear Processor Arrays and the Pipelines. This is reflected in a theoretical model. As the design is based on bitplane-wise processing of images, research was performed on the principles ofCellularLogic Processing of two dimensional images. of binary A methodology has been developed that is based on the transformation images using sets of Hit-or-Miss masks. This method appeared to be extendable to higher dimensional images. A theoretical model for the generation of break-point conditions in high dimensional images has been developed, and applied up to dimension three.

---

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Produktdetails

• Verlag: Springer US
• Seitenzahl: 297
• Erscheinungstermin: 6. Dezember 2012
• Englisch
• ISBN-13: 9781461528043
• Artikelnr.: 44058860

Inhaltsangabe

1 Introduction.- 2 Image processing algorithms.- 3 Image processing architectures.- 4 Morphology based image processing.- 5 Pipelined low level image processing.- 6 Toward an architecture for low- and inter-mediate level 2D and 3D image processing.- 7 Conclusions.- References.- Samenvatting.- Appendices.- Appendix A.- Masket for thinning in 2D (a).- Masket for thinning in 2D (b).- Masket for thinning in 3D.- Appendix B.- Appendix C.- Acknowledgements.- Curriculum Vitae.