Physical Design Essentials (eBook, PDF)
An ASIC Design Implementation Perspective
Versandkostenfrei!
Sofort per Download lieferbar
112,95 €
inkl. MwSt.
Weitere Ausgaben:
PAYBACK Punkte
56 °P sammeln!
Physical Design Essentials is arranged in a format that follows the industry-common ASIC physical design flow. Its target audience is today's physical design engineers or professionals in the ASIC area that are expected to be conversant with all aspects of ASIC design implementation stages including device processes, library development, place-and-route algorithms, verification and testing. It begins with general concepts of an ASIC library, then covers floor planning, placement, routing, verification, and finally, testing.Topics covered include: Basic standard cell design, transistor-sizing, ...
Physical Design Essentials is arranged in a format that follows the industry-common ASIC physical design flow. Its target audience is today's physical design engineers or professionals in the ASIC area that are expected to be conversant with all aspects of ASIC design implementation stages including device processes, library development, place-and-route algorithms, verification and testing. It begins with general concepts of an ASIC library, then covers floor planning, placement, routing, verification, and finally, testing.
Topics covered include: Basic standard cell design, transistor-sizing, and layout styles; Linear, non-linear, and polynomial characterization; Physical design constraints and floor planning styles; Algorithms used for placement Clock Tree Synthesis; Algorithms used for global and detailed routing; parasitic extraction; Functional timing and physical methods of verification; Electronic Testing.
Topics covered include: Basic standard cell design, transistor-sizing, and layout styles; Linear, non-linear, and polynomial characterization; Physical design constraints and floor planning styles; Algorithms used for placement Clock Tree Synthesis; Algorithms used for global and detailed routing; parasitic extraction; Functional timing and physical methods of verification; Electronic Testing.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
Andere Kunden interessierten sich für
