This book explores classical field programmable gate array (FPGA) architectures and their supporting tools; evaluates recent proposals related to FPGA architectures, including the use of network-on-chips (NoCs); examines reconfigurable processors that merge concepts borrowed from the reconfigurable domain into processor design; and exploits FPGAs for high-performance systems, efficient error correction codes, and high-bandwidth network routers with built-in security. The book also expounds on emerging technologies to improve FPGA routing structures and create non-volatile configuration flip-flops, providing valuable insight into the future potential of reconfigurable systems.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.