RF Circuit Design (eBook, PDF)
Alle Infos zum eBook verschenken
RF Circuit Design (eBook, PDF)
- Format: PDF
- Merkliste
- Auf die Merkliste
- Bewerten Bewerten
- Teilen
- Produkt teilen
- Produkterinnerung
- Produkterinnerung
Hier können Sie sich einloggen
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
A Must-Read for all RF/RFIC Circuit Designers This book targets the four most difficult skills facing RF/RFIC designers today: impedance matching, RF/AC grounding, Six Sigma design, and RFIC technology. Unlike most books on the market, it presents readers with practical engineering design examples to explore how they're used to solve ever more complex problems. The content is divided into three key parts: * Individual RF block circuit design * Basic RF circuit design skills * RF system engineering The author assumes a fundamental background in RF circuit design theory, and the goal of the book…mehr
- Geräte: PC
- mit Kopierschutz
- eBook Hilfe
- Größe: 14.56MB
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
- Produktdetails
- Verlag: Wiley
- Seitenzahl: 842
- Erscheinungstermin: 23. Oktober 2008
- Englisch
- ISBN-13: 9780470405727
- Artikelnr.: 37292056
- Verlag: Wiley
- Seitenzahl: 842
- Erscheinungstermin: 23. Oktober 2008
- Englisch
- ISBN-13: 9780470405727
- Artikelnr.: 37292056
- Herstellerkennzeichnung Die Herstellerinformationen sind derzeit nicht verfügbar.
. 10.7 Parts in an Impedance Matching Network. 11. IMPEDANCE MATCHING IN A WIDE-BAND CASE. 11.1 Appearance of Narrow- and Wide-Band Return Loss on a Smith Chart. 11.2 Impedance Variation Due to Insertion of One Part per Arm or per Branch. 11.3 Impedance Variation Due to the Insertion of Two Parts per Arm or per Branch. 11.4 Impedance Matching in IQ Modulator Design for a UWB System. 11.5 Discussion of Wide-band Impedance Matching Networks. 12. IMPEDANCE AND GAIN OF A RAW DEVICE. 12.1 Introduction. 12.2 Miller Effect. 12.3 Small Signal Model of a Bipolar Transistor. 12.4 Bipolar Transistor with CE (Common Emitter) Configuration. 12.5 Bipolar Transistor with CB (Common Base) Configuration. 12.6 Bipolar Transistor with CC (Common Collector) Configuration.. 12.7 Small Signal Model of a MOSFET Transistor 12.8 Similarity between Bipolar and MOSFET Transistors. 12.9 MOSFET Transistor with CS (Common Source) Configuration. 12.10 MOSFET Transistor with CG (Common Gate) Configuration. 12.11 MOSFET Transistor with CD (Common Drain) Configuration. 12.12 Comparison of Bipolar and MOSFET Transistors in Various Configurations. 13. IMPEDANCE MEASUREMENT. 13.1 Introduction. 13.2 Scale and Vector Voltage Measurement. 13.3 Direct Impedance Measurement by Network Analyzer. 13.4 Alternative Impedance Measurement by Network Analyzer. 13.5 Impedance Measurement with the Assistance of a Circulator. Appendices. References. 14. GROUNDING. 14.1 Implications of Grounding. 14.2 Possible Grounding Problems Hidden in a Schematic. 14.3 Imperfect or Inappropriate Grounding Examples. 14.4 "Zero" Capacitor. 14.5 Quarter Wavelength of Micro Strip Line. 15. EQUIPOTENTIALITY AND CURRENT COUPLING ON THE GROUND SURFACE. 15.1 Equipotentiality on the Ground Surface. 15.2 Forward and Return Current Coupling. 15.3 PCB or IC Chip with Multi-metallic Layers. 16. RFIC (RADIO FREQUENCY INTEGRATED CIRCUIT) AND SOC (SYSTEM ON CHIP). 16.1 Interference and Isolation. 16.2 Shielding for an RF Module by a Metallic Shielding Box. 16.3 Strong Desirability to Develop RFIC. 16.4 Interference Going Along an IC Substrate Path. 16.5 Solution for Interference Coming from the Sky. 16.6 Common Grounding Rules for an RF Module and RFIC Design. 16.7 Bottlenecks in RFIC Design. 16.8 Prospect of SOC. 16.9 What Is Next? 17. MANUFACTURABILITY OF PRODUCT DESIGN. 17.1 Introduction. 17.2 Implication of 6
Design. 17.3 Approaching 6
Design. 17.4 Monte Carlo Analysis. PART III RF SYSTEM ANALYSIS. 18. MAIN PARAMETERS AND SYSTEM ANALYSIS IN RF CIRCUIT DESIGN. 18.1 Introduction. 18.2 Power Gain. 18.3 Noise. 18.4 Non-Linearity. 18.5 Other Parameters. 18.6 Example of RF System Analysis. Appendices. References. INDEX.
. 10.7 Parts in an Impedance Matching Network. 11. IMPEDANCE MATCHING IN A WIDE-BAND CASE. 11.1 Appearance of Narrow- and Wide-Band Return Loss on a Smith Chart. 11.2 Impedance Variation Due to Insertion of One Part per Arm or per Branch. 11.3 Impedance Variation Due to the Insertion of Two Parts per Arm or per Branch. 11.4 Impedance Matching in IQ Modulator Design for a UWB System. 11.5 Discussion of Wide-band Impedance Matching Networks. 12. IMPEDANCE AND GAIN OF A RAW DEVICE. 12.1 Introduction. 12.2 Miller Effect. 12.3 Small Signal Model of a Bipolar Transistor. 12.4 Bipolar Transistor with CE (Common Emitter) Configuration. 12.5 Bipolar Transistor with CB (Common Base) Configuration. 12.6 Bipolar Transistor with CC (Common Collector) Configuration.. 12.7 Small Signal Model of a MOSFET Transistor 12.8 Similarity between Bipolar and MOSFET Transistors. 12.9 MOSFET Transistor with CS (Common Source) Configuration. 12.10 MOSFET Transistor with CG (Common Gate) Configuration. 12.11 MOSFET Transistor with CD (Common Drain) Configuration. 12.12 Comparison of Bipolar and MOSFET Transistors in Various Configurations. 13. IMPEDANCE MEASUREMENT. 13.1 Introduction. 13.2 Scale and Vector Voltage Measurement. 13.3 Direct Impedance Measurement by Network Analyzer. 13.4 Alternative Impedance Measurement by Network Analyzer. 13.5 Impedance Measurement with the Assistance of a Circulator. Appendices. References. 14. GROUNDING. 14.1 Implications of Grounding. 14.2 Possible Grounding Problems Hidden in a Schematic. 14.3 Imperfect or Inappropriate Grounding Examples. 14.4 "Zero" Capacitor. 14.5 Quarter Wavelength of Micro Strip Line. 15. EQUIPOTENTIALITY AND CURRENT COUPLING ON THE GROUND SURFACE. 15.1 Equipotentiality on the Ground Surface. 15.2 Forward and Return Current Coupling. 15.3 PCB or IC Chip with Multi-metallic Layers. 16. RFIC (RADIO FREQUENCY INTEGRATED CIRCUIT) AND SOC (SYSTEM ON CHIP). 16.1 Interference and Isolation. 16.2 Shielding for an RF Module by a Metallic Shielding Box. 16.3 Strong Desirability to Develop RFIC. 16.4 Interference Going Along an IC Substrate Path. 16.5 Solution for Interference Coming from the Sky. 16.6 Common Grounding Rules for an RF Module and RFIC Design. 16.7 Bottlenecks in RFIC Design. 16.8 Prospect of SOC. 16.9 What Is Next? 17. MANUFACTURABILITY OF PRODUCT DESIGN. 17.1 Introduction. 17.2 Implication of 6
Design. 17.3 Approaching 6
Design. 17.4 Monte Carlo Analysis. PART III RF SYSTEM ANALYSIS. 18. MAIN PARAMETERS AND SYSTEM ANALYSIS IN RF CIRCUIT DESIGN. 18.1 Introduction. 18.2 Power Gain. 18.3 Noise. 18.4 Non-Linearity. 18.5 Other Parameters. 18.6 Example of RF System Analysis. Appendices. References. INDEX.