Stuart Sutherland, Don Mills

Verilog and SystemVerilog Gotchas (eBook, PDF)

101 Common Coding Errors and How to Avoid Them

• Format: PDF

Produktbeschreibung

This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them.

---

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Produktdetails

• Verlag: Springer US
• Seitenzahl: 218
• Erscheinungstermin: 30. April 2010
• Englisch
• ISBN-13: 9780387717159
• Artikelnr.: 37287196

Autorenporträt

Stuart Sutherland, Sutherland HDL, Inc., Tualatin, OR, USA / Don Mills, LCDM Engineering, Chandler, AZ, USA

Inhaltsangabe

Introduction, What Is A Gotcha?.- Declaration and Literal Number Gotchas.- RTL Modeling Gotchas.- Operator Gotchas.- General Programming Gotchas.- Object Oriented and Multi-Threaded Programming Gotchas.- Randomization, Coverage and Assertion Gotchas.- Tool Compatibility Gotchas.