Ben Cohen

VHDL Coding Styles and Methodologies (eBook, PDF)

• Format: PDF

Produktbeschreibung

VHDL Coding Styles and Methodologies, Edition is a follow up book to the first edition of same book and to VHDL Answers to Frequently Asked Questions, first and second editions. This book was originally written as a teaching tool for a VHDL training course. The author began writing the book because he could not find a practical and easy to read book that gave in depth coverage of both, the language and coding methodologies. This edition provides practical information on reusable software methodologies for the design of bus functional models for testbenches. It also provides guidelines in the use of VHDL for synthesis. All VHDL code described in the book is on a companion CD. The CD also includes the GNU toolsuite with EMACS language sensitive editor (with VHDL, Verilog, and other language templates), and TSHELL tools that emulate a Unix shell. Model Technology graciously included a timed evaluation version of ModelSim, a recognized industry standard VHDL/Verilog compiler and simulator that supports easy viewing of the models under analysis, along with many debug features. In addition, Synplicity included a timed version of Synplify, a very efficient, user friendly and easy to use FPGA synthesis tool. Synplify provides a user both the RTL and gate level views of the synthesized model, and a performance report of the design. Optimization mechanisms are provided in the tool.

---

Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.

Produktdetails

• Verlag: Springer US
• Seitenzahl: 455
• Erscheinungstermin: 8. Mai 2007
• Englisch
• ISBN-13: 9780306476815
• Artikelnr.: 53145666

Inhaltsangabe

Vhdl Overview and Concepts.- Basic Language Elements.- Control Structures.- Drivers.- Vhdl Timing.- Elements of Entity/Architecture.- Subprograms.- Packages.- User Defined Attributes, Specifications, and Configurations.- Design for Synthesis.- Functional Models and Testbenches.- Uart Project.- Vital.

---

Preface. About the Disk. Notation Conventions. 1. VHDL Overview and
Concepts. 2. Basic Language Elements. 3. Control Structures. 4. Drivers. 5.
VHDL Timing. 6. Elements of Entity/Architecture. 7. Subprograms. 8.
Packages. 9. User Defined Attributes, Specifications, and Configurations.
10. Functional Models and Testbenches. 11. UART Project. 12. Vital. 13.
Design for Synthesis. Appendix A: VHDL'93 and VHDL'87 Syntax Summary.
Appendix B: Package Standard. Appendix C: Package Textio. Appendix D:
Package STD_Logic_1164. Appendix E: VHDL Preferred Attributes. Index.