VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence (eBook, PDF)
31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Sharjah, United Arab Emirates, October 16-18, 2023, Revised Extended Selected Papers Redaktion: Elfadel, Ibrahim (Abe) M.; Albasha, Lutfi
VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence (eBook, PDF)
31st IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2023, Sharjah, United Arab Emirates, October 16-18, 2023, Revised Extended Selected Papers Redaktion: Elfadel, Ibrahim (Abe) M.; Albasha, Lutfi
Sie sind bereits eingeloggt. Klicken Sie auf 2. tolino select Abo, um fortzufahren.
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
This book contains revised and extended versions of a selection of papers presented at the 31st IFIP WG 10.5/IEEE International Conference on the theme of VLSI-SoC Innovations for Trustworthy Artificial Intelligence, VLSI-SoC 2023, held in Sharjah, United Arab Emirates, during October 16-18, 2023. The 15 full papers included in this volume were carefully revised and expanded from 77 papers submitted to the conference. This edited volume has been organized into four parts: architectures; accelerators; resiliency and robustness; and security and privacy - and is representing cutting-edge research at the forefront of VLSI technology.…mehr
This book contains revised and extended versions of a selection of papers presented at the 31st IFIP WG 10.5/IEEE International Conference on the theme of VLSI-SoC Innovations for Trustworthy Artificial Intelligence, VLSI-SoC 2023, held in Sharjah, United Arab Emirates, during October 16-18, 2023. The 15 full papers included in this volume were carefully revised and expanded from 77 papers submitted to the conference. This edited volume has been organized into four parts: architectures; accelerators; resiliency and robustness; and security and privacy - and is representing cutting-edge research at the forefront of VLSI technology.
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
Die Herstellerinformationen sind derzeit nicht verfügbar.
Inhaltsangabe
Architectures.- Synthesis of SFQ Circuits with Compound Gates.- Architecture-Compiler Co-Design for ReRAM-based Multi-Core CIM Architectures.- A Leap of Confidence: A Write-Intensity aware Prudent Page Migration for Hybrid Memories.- Efficient Depth Optimization in Quantum Addition and Modular Arithmetic with Ling Structure.- Accelerators.-Exploring Constrained-Modulus Modular Multipliers for Improved Area, Power and Flexibility.- Accelerating Large Kernel Convolutions with Nested Winograd Transformation.- A Unified and Energy-Efficient Depthwise Separable Convolution Accelerator.- Resiliency and Robustness .- Analyzing the Reliability of TCUs Through Micro-architecture and Structural Evaluations for Two Real Number Formats.- Advanced Quality Assurance Platform for Robust Process Design Kits.- FPGA-Implementation Techniques to Efficiently Test Application Readiness of Mixed-Signal Products.- Radiation Tolerant 14T SRAM Cell for Avionics Applications.- 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect.-Security and Privacy.- Enhancing HW-SW Confidentiality Verification for Embedded Processors with SoftFlow's Advanced Memory Range Feature.- Confidential Inference in Decision Trees.- Enhancing the Security of IJTAG network using Inherently Secure SIB.
Architectures.- Synthesis of SFQ Circuits with Compound Gates.- Architecture-Compiler Co-Design for ReRAM-based Multi-Core CIM Architectures.- A Leap of Confidence: A Write-Intensity aware Prudent Page Migration for Hybrid Memories.- Efficient Depth Optimization in Quantum Addition and Modular Arithmetic with Ling Structure.- Accelerators.-Exploring Constrained-Modulus Modular Multipliers for Improved Area, Power and Flexibility.- Accelerating Large Kernel Convolutions with Nested Winograd Transformation.- A Unified and Energy-Efficient Depthwise Separable Convolution Accelerator.- Resiliency and Robustness .- Analyzing the Reliability of TCUs Through Micro-architecture and Structural Evaluations for Two Real Number Formats.- Advanced Quality Assurance Platform for Robust Process Design Kits.- FPGA-Implementation Techniques to Efficiently Test Application Readiness of Mixed-Signal Products.- Radiation Tolerant 14T SRAM Cell for Avionics Applications.- 3.125GS/s, 4.9 ENOB, 109 fJ/Conversion Time-Domain ADC for Backplane Interconnect.-Security and Privacy.- Enhancing HW-SW Confidentiality Verification for Embedded Processors with SoftFlow's Advanced Memory Range Feature.- Confidential Inference in Decision Trees.- Enhancing the Security of IJTAG network using Inherently Secure SIB.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Internetauftritt der buecher.de internetstores GmbH
Geschäftsführung: Monica Sawhney | Roland Kölbl | Günter Hilger
Sitz der Gesellschaft: Batheyer Straße 115 - 117, 58099 Hagen
Postanschrift: Bürgermeister-Wegele-Str. 12, 86167 Augsburg
Amtsgericht Hagen HRB 13257
Steuernummer: 321/5800/1497
USt-IdNr: DE450055826