Andere Kunden interessierten sich auch für
![A Holistic Approach to Design Network-on-chip Architectures]( "A Holistic Approach to Design Network-on-chip Architectures")
A Holistic Approach to Design Network-on-chip Architectures38,99 €![CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN]( "CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN")
CAPACITIVELY COUPLED CHIP-TO-CHIP INTERCONNECT DESIGN38,99 €![Erhöhung der Zuverlässigkeit in Networks-on-Chip]( "Erhöhung der Zuverlässigkeit in Networks-on-Chip")
Erhöhung der Zuverlässigkeit in Networks-on-Chip49,00 €![Design Methodology for Differential Power Analysis Resistant Circuits]( "Design Methodology for Differential Power Analysis Resistant Circuits")
Design Methodology for Differential Power Analysis Resistant Circuits36,99 €![Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design]( "Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design")
Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design147,99 €![Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design]( "Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design")
Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design147,99 €![System-on-Chip]( "System-on-Chip")
System-on-Chip49,00 €
With the increasing demands of today and tomorrow s applications, chips become communication dominated. Traditional bus-based architectures are struggling because they cannot scale to application demands. New architectural paradigms were developed to cope with communication demands, called Networks-on-Chips (NoC). NoC are micro networks that are inspired from general networks and which solve the scalability problem. Designers still have to cope with the complexity of systems and in order to meet the time-to-market constraint they need good design flows and tools to automate the design process of complex Multi Processor Systems-on-Chip (MPSoC). A method is presented to automate prototyping of NoCs on FPGAs. FPGA emulation was added to the back-end of the design flow as an alternative to full system simulation. The program designed to automate the generation of emulation platforms is discussed. Extensions to the front-end tool of the design flow that generates topologies from communication specifications are also presented. The tool was extended to generate topologies for 3D chips. The constraints necessary for this task and the results are discussed.