![A Unified Approach for Timing Verification and Delay Fault Testing A Unified Approach for Timing Verification and Delay Fault Testing](https://bilder.buecher.de/produkte/36/36938/36938991m.jpg)
Broschiertes Buch
Softcover reprint of the original 1st ed. 1998
13. September 2012
Springer / Springer US / Springer, Berlin
978-1-4613-4639-5
Gebundenes Buch | 83,99 € | |
eBook, PDF | 73,95 € |
![A Unified Approach for Timing Verification and Delay Fault Testing A Unified Approach for Timing Verification and Delay Fault Testing](https://bilder.buecher.de/produkte/22/22188/22188658m.jpg)
Gebundenes Buch
1998.
30. November 1997
Springer / Springer US / Springer, Berlin
978-0-7923-8079-5
![VLSI Design for Manufacturing: Yield Enhancement VLSI Design for Manufacturing: Yield Enhancement](https://bilder.buecher.de/produkte/39/39685/39685952m.jpg)
Broschiertes Buch
Softcover reprint of the original 1st ed. 1990
21. September 2011
Springer / Springer US / Springer, Berlin
978-1-4612-8816-9
Gebundenes Buch | 125,99 € | |
eBook, PDF | 113,95 € |
![VLSI Design for Manufacturing: Yield Enhancement VLSI Design for Manufacturing: Yield Enhancement](https://bilder.buecher.de/produkte/22/22212/22212468m.jpg)
Gebundenes Buch
1989.
30. November 1989
Springer / Springer US / Springer, Berlin
978-0-7923-9054-1
![A Unified Approach for Timing Verification and Delay Fault Testing (eBook, PDF) A Unified Approach for Timing Verification and Delay Fault Testing (eBook, PDF)](https://bilder.buecher.de/produkte/44/44181/44181241m.jpg)
eBook, PDF
17. September 2012
Springer US
![VLSI Design for Manufacturing: Yield Enhancement (eBook, PDF) VLSI Design for Manufacturing: Yield Enhancement (eBook, PDF)](https://bilder.buecher.de/produkte/44/44181/44181288m.jpg)
eBook, PDF
6. Dezember 2012
Springer New York
Ähnliche Artikel
![High Level Synthesis of ASICs under Timing and Synchronization Constraints High Level Synthesis of ASICs under Timing and Synchronization Constraints](https://bilder.buecher.de/produkte/21/21253/21253393m.jpg)
Gebundenes Buch
1992.
31. Mai 1992
Springer / Springer US / Springer, Berlin
978-0-7923-9244-6
![Digital Timing Macromodeling for VLSI Design Verification Digital Timing Macromodeling for VLSI Design Verification](https://bilder.buecher.de/produkte/21/21626/21626299m.jpg)
Gebundenes Buch
1995.
31. Mai 1995
Springer / Springer US / Springer, Berlin
978-0-7923-9580-5
![High Level Synthesis of ASICs under Timing and Synchronization Constraints High Level Synthesis of ASICs under Timing and Synchronization Constraints](https://bilder.buecher.de/produkte/32/32134/32134855m.jpg)
Broschiertes Buch
Softcover reprint of hardcover 1st ed. 1992
19. November 2010
Springer / Springer US / Springer, Berlin
978-1-4419-5129-8
![Timing Analysis and Optimization of Sequential Circuits Timing Analysis and Optimization of Sequential Circuits](https://bilder.buecher.de/produkte/36/36936/36936420m.jpg)
Broschiertes Buch
1999
4. Oktober 2012
Springer / Springer US / Springer, Berlin
978-1-4613-7579-1
![Timing Analysis and Optimization of Sequential Circuits Timing Analysis and Optimization of Sequential Circuits](https://bilder.buecher.de/produkte/21/21036/21036845m.jpg)
Gebundenes Buch
1998.
31. Oktober 1998
Springer / Springer US / Springer, Berlin
978-0-7923-8321-5
![The Codesign of Embedded Systems: A Unified Hardware/Software Representation The Codesign of Embedded Systems: A Unified Hardware/Software Representation](https://bilder.buecher.de/produkte/21/21621/21621010m.jpg)
Gebundenes Buch
A Unified Hardware/Software Representation
1995.
30. November 1995
Springer / Springer US / Springer, Berlin
978-0-7923-9636-9
![Timing Optimization Through Clock Skew Scheduling Timing Optimization Through Clock Skew Scheduling](https://bilder.buecher.de/produkte/36/36938/36938338m.jpg)
Broschiertes Buch
Softcover reprint of the original 1st ed. 2000
3. Oktober 2012
Springer / Springer US / Springer, Berlin
978-1-4613-6985-1
![Static Crosstalk-Noise Analysis Static Crosstalk-Noise Analysis](https://bilder.buecher.de/produkte/21/21408/21408200m.jpg)
Gebundenes Buch
For Deep Sub-Micron Digital Designs
2004
7. Juni 2004
Springer / Springer US / Springer, Berlin
978-1-4020-8091-3
![Timing Optimization Through Clock Skew Scheduling Timing Optimization Through Clock Skew Scheduling](https://bilder.buecher.de/produkte/22/22104/22104541m.jpg)
Gebundenes Buch
2000.
31. März 2000
Springer / Springer US / Springer, Berlin
978-0-7923-7796-2
Ähnlichkeitssuche: Fact®Finder von OMIKRON