Andere Kunden interessierten sich auch für
![FFT / IFFT Architectures Using Fused Floating-point Operations]( "FFT / IFFT Architectures Using Fused Floating-point Operations")
FFT / IFFT Architectures Using Fused Floating-point Operations44,99 €![Design of High Speed 32-Bit Floating Point FFT Processor using FPGA]( "Design of High Speed 32-Bit Floating Point FFT Processor using FPGA")
Design of High Speed 32-Bit Floating Point FFT Processor using FPGA26,99 €![Design and Implementation of Floating Point Vedic Multiplier in VHDL]( "Design and Implementation of Floating Point Vedic Multiplier in VHDL")
Design and Implementation of Floating Point Vedic Multiplier in VHDL19,99 €![Standard-compliant decimal floating point]( "Standard-compliant decimal floating point")
Standard-compliant decimal floating point32,99 €![Digital Sound Processing for Music and Multimedia]( "Digital Sound Processing for Music and Multimedia")
Digital Sound Processing for Music and Multimedia197,99 €![Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures]( "Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures")
Quantitative Evaluation of the Impact of Floating Point Arithmetic Units on the Performance of DSP Structures38,99 €![Formal Verification of Floating-Point Hardware Design]( "Formal Verification of Floating-Point Hardware Design")
Formal Verification of Floating-Point Hardware Design63,99 €
The fused multiply add (FMA) operation is very important in many scientific and engineering applications. It is a key feature of the floating-point unit (FPU), which greatly increases the floating-point performance and accuracy.Many approaches are developed on floating-point fused multiply add unit to decrease its latency.two of these approaches are implemented in the Verilog hardware description language. ModelSim10.0c is a used to compile Verilog codes and to simulate them.