Andere Kunden interessierten sich auch für
![Performance & Power Impact of Multiple DRAM Address Mapping Schemes]( "Performance & Power Impact of Multiple DRAM Address Mapping Schemes")
Performance & Power Impact of Multiple DRAM Address Mapping Schemes32,99 €![Variability Aware Statistical Timing Modelling Using SPICE Simulations]( "Variability Aware Statistical Timing Modelling Using SPICE Simulations")
Variability Aware Statistical Timing Modelling Using SPICE Simulations40,99 €![Cache Energy Optimization Techniques For Modern Processors]( "Cache Energy Optimization Techniques For Modern Processors")
Cache Energy Optimization Techniques For Modern Processors44,99 €![Simple Processors for Executing Scalar/Vector/ Matrix Instructions]( "Simple Processors for Executing Scalar/Vector/ Matrix Instructions")
Simple Processors for Executing Scalar/Vector/ Matrix Instructions50,99 €![Design of Softcore DSP Processors on FPGA Chips]( "Design of Softcore DSP Processors on FPGA Chips")
Design of Softcore DSP Processors on FPGA Chips57,99 €![Instruction Dispatching Techniques for SMT Processors]( "Instruction Dispatching Techniques for SMT Processors")
Instruction Dispatching Techniques for SMT Processors23,99 €![Writing Windows VxDs and Device Drivers]( "Writing Windows VxDs and Device Drivers")
Writing Windows VxDs and Device Drivers99,99 €
Nowadays Embedded Systems require high performance specific computations, usually with real-time and Quality of Service constraints, which should run at a low energy level to extend battery life and avoid heating. Very Long Instruction Word (VLIW) processors are a good solution providing enough computational performance at low power with the required programmability to meet short time-to-market restrictions. For those architectures with a high number of computational resources running in parallel the access to data is becoming the main bottleneck that limits the available parallelism. The purpose of this work is to prove that optimizing address generation is an effective of accessing data while decreasing execution time and energy consumption. First, this work evaluates the effectiveness of VLIW processors and presents the architectural exploration framework used for the experiments. It also presents a systematic classification of address generators, a review of literature according to the classification of the different optimizations on the address generation process and a step-wise methodology that gradually reduces energy.