Sie sind bereits eingeloggt. Klicken Sie auf 2. tolino select Abo, um fortzufahren.
Bitte loggen Sie sich zunächst in Ihr Kundenkonto ein oder registrieren Sie sich bei bücher.de, um das eBook-Abo tolino select nutzen zu können.
This book introduces techniques that advance the capabilities and strength of modern software tools for physical synthesis, with the ultimate goal to improve the quality of leading-edge semiconductor products. It provides a comprehensive introduction to physical synthesis and takes the reader methodically from first principles through state-of-the-art optimizations used in cutting edge industrial tools. It explains how to integrate chip optimizations in novel ways to create powerful circuit transformations that help satisfy performance requirements.
This book introduces techniques that advance the capabilities and strength of modern software tools for physical synthesis, with the ultimate goal to improve the quality of leading-edge semiconductor products. It provides a comprehensive introduction to physical synthesis and takes the reader methodically from first principles through state-of-the-art optimizations used in cutting edge industrial tools. It explains how to integrate chip optimizations in novel ways to create powerful circuit transformations that help satisfy performance requirements.
Part I: Introduction and Prior Art.- Timing Closure for Multi-Million-Gate Integrated Circuits.- State of the Art in Physical Synthesis.- Part II: Local Physical Synthesis and Necessary Analysis Techniques.- Buffer Insertion during Timing-Driven Placement.- Bounded Transactional Timing Analysis.- Gate Sizing During Timing-Driven Placement.- Part III: Broadening the Scope of Circuit Transformations.- Physically-Driven Logic Restructuring.- Logic Restructuring as an Aid to Physical Retiming.- Broadening the Scope of Optimization using Partitioning.- Co-Optimization of Latches and Clock Networks.- Conclusions and Future Work.
Part I: Introduction and Prior Art.- Timing Closure for Multi-Million-Gate Integrated Circuits.- State of the Art in Physical Synthesis.- Part II: Local Physical Synthesis and Necessary Analysis Techniques.- Buffer Insertion during Timing-Driven Placement.- Bounded Transactional Timing Analysis.- Gate Sizing During Timing-Driven Placement.- Part III: Broadening the Scope of Circuit Transformations.- Physically-Driven Logic Restructuring.- Logic Restructuring as an Aid to Physical Retiming.- Broadening the Scope of Optimization using Partitioning.- Co-Optimization of Latches and Clock Networks.- Conclusions and Future Work.
Part I: Introduction and Prior Art.- Timing Closure for Multi-Million-Gate Integrated Circuits.- State of the Art in Physical Synthesis.- Part II: Local Physical Synthesis and Necessary Analysis Techniques.- Buffer Insertion during Timing-Driven Placement.- Bounded Transactional Timing Analysis.- Gate Sizing During Timing-Driven Placement.- Part III: Broadening the Scope of Circuit Transformations.- Physically-Driven Logic Restructuring.- Logic Restructuring as an Aid to Physical Retiming.- Broadening the Scope of Optimization using Partitioning.- Co-Optimization of Latches and Clock Networks.- Conclusions and Future Work.
Part I: Introduction and Prior Art.- Timing Closure for Multi-Million-Gate Integrated Circuits.- State of the Art in Physical Synthesis.- Part II: Local Physical Synthesis and Necessary Analysis Techniques.- Buffer Insertion during Timing-Driven Placement.- Bounded Transactional Timing Analysis.- Gate Sizing During Timing-Driven Placement.- Part III: Broadening the Scope of Circuit Transformations.- Physically-Driven Logic Restructuring.- Logic Restructuring as an Aid to Physical Retiming.- Broadening the Scope of Optimization using Partitioning.- Co-Optimization of Latches and Clock Networks.- Conclusions and Future Work.
Es gelten unsere Allgemeinen Geschäftsbedingungen: www.buecher.de/agb
Impressum
www.buecher.de ist ein Shop der buecher.de GmbH & Co. KG Bürgermeister-Wegele-Str. 12, 86167 Augsburg Amtsgericht Augsburg HRA 13309