Andere Kunden interessierten sich auch für
![High-/Mixed-Voltage Analog and RF Circuit Techniques for Nanoscale CMOS]( "High-/Mixed-Voltage Analog and RF Circuit Techniques for Nanoscale CMOS")
High-/Mixed-Voltage Analog and RF Circuit Techniques for Nanoscale CMOS81,99 €![CMOS High Efficiency On-chip Power Management]( "CMOS High Efficiency On-chip Power Management")
CMOS High Efficiency On-chip Power Management74,99 €![CMOS Integrated Capacitive DC-DC Converters]( "CMOS Integrated Capacitive DC-DC Converters")
CMOS Integrated Capacitive DC-DC Converters89,99 €![Analog Organic Electronics]( "Analog Organic Electronics")
Analog Organic Electronics74,99 €![CMOS Receiver Front-ends for Gigabit Short-Range Optical Communications]( "CMOS Receiver Front-ends for Gigabit Short-Range Optical Communications")
CMOS Receiver Front-ends for Gigabit Short-Range Optical Communications74,99 €![Distributed CMOS Bidirectional Amplifiers]( "Distributed CMOS Bidirectional Amplifiers")
Distributed CMOS Bidirectional Amplifiers74,99 €![Electrothermal Frequency References in Standard CMOS]( "Electrothermal Frequency References in Standard CMOS")
Electrothermal Frequency References in Standard CMOS74,99 €
This book focuses on modeling, simulation and analysis of analog circuit aging. First, all important nanometer CMOS physical effects resulting in circuit unreliability are reviewed. Then, transistor aging compact models for circuit simulation are discussed and several methods for efficient circuit reliability simulation are explained and compared. Ultimately, the impact of transistor aging on analog circuits is studied. Aging-resilient and aging-immune circuits are identified and the impact of technology scaling is discussed.
The models and simulation techniques described in the book are intended as an aid for device engineers, circuit designers and the EDA community to understand and to mitigate the impact of aging effects on nanometer CMOS ICs.
The models and simulation techniques described in the book are intended as an aid for device engineers, circuit designers and the EDA community to understand and to mitigate the impact of aging effects on nanometer CMOS ICs.