Andere Kunden interessierten sich auch für
![High Performance Comparator Design using Hybrid PTL/CMOS Logic Style]( "High Performance Comparator Design using Hybrid PTL/CMOS Logic Style")
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style26,99 €![Analog CMOS VLSI Circuits]( "Analog CMOS VLSI Circuits")
Analog CMOS VLSI Circuits44,99 €![UDSM CMOS Circuits]( "UDSM CMOS Circuits")
UDSM CMOS Circuits36,99 €![Hybrid Spintronic/CMOS circuit design and analyse]( "Hybrid Spintronic/CMOS circuit design and analyse")
Hybrid Spintronic/CMOS circuit design and analyse51,99 €![Performance Analysis of Different CMOS Based DRAM Cell Structures]( "Performance Analysis of Different CMOS Based DRAM Cell Structures")
Performance Analysis of Different CMOS Based DRAM Cell Structures27,99 €![Investigations On Performance Evaluation Of CMOS VLSI]( "Investigations On Performance Evaluation Of CMOS VLSI")
Investigations On Performance Evaluation Of CMOS VLSI46,99 €![Design of Low Power and High Performance Logic Circuits]( "Design of Low Power and High Performance Logic Circuits")
Design of Low Power and High Performance Logic Circuits40,99 €
The explosive growth of the semiconductor industry has been driven by the rapid scaling of CMOS technology. Yet, as scaling getting closer to the physical limit, the increasing device leakage and viability greatly deteriorate the energy efficiency and stability of CMOS circuits. In order to extend the scaling and alleviate the leakage problem, various emerging electrical switches have been suggested in the ITRS roadmap. However, CMOS technology will continue to advance and lead the semiconductor industry regardless. Thus, in short term, people will keep looking for new switches that are CMOS-compatible and can supplement CMOS for ultra-low-power operations. Magnetic Tunnel Junction (MTJ) is a great candidate for these goals, as its non-volatility and CMOS-compatibility allows for realizing CMOS/MTJ hybrid circuits, where the operation states can be stored in MTJ cells in a distributed fashion and fine-grain power gating can be realized to eliminate the standby power. In this book, we discuss how such hybrid logic circuits can be realized. We also characterize their energy and performance improvements over conventional CMOS designs in both circuit and architecture level benchmarks.