Andere Kunden interessierten sich auch für
![Testing and Reliable Design of CMOS Circuits]( "Testing and Reliable Design of CMOS Circuits")
Testing and Reliable Design of CMOS Circuits116,99 €![IDDQ Testing of VLSI Circuits]( "IDDQ Testing of VLSI Circuits")
IDDQ Testing of VLSI Circuits77,99 €![Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits]( "Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits")
Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits79,99 €![Relaxation Techniques for the Simulation of VLSI Circuits]( "Relaxation Techniques for the Simulation of VLSI Circuits")
Relaxation Techniques for the Simulation of VLSI Circuits120,99 €![Comparative Study & Hybrid Technique for Biomidical Image Compression]( "Comparative Study & Hybrid Technique for Biomidical Image Compression")
Comparative Study & Hybrid Technique for Biomidical Image Compression44,99 €![Comparison of Lossless Image Compression Techniques based on Context Modeling]( "Comparison of Lossless Image Compression Techniques based on Context Modeling")
Comparison of Lossless Image Compression Techniques based on Context Modeling47,95 €![Video Data Compression for Multimedia Computing]( "Video Data Compression for Multimedia Computing")
Video Data Compression for Multimedia Computing158,99 €
Doctoral Thesis / Dissertation from the year 2018 in the subject Computer Science - Applied, grade: 6, Anna University, course: PhD, language: English, abstract: Test data compression is an effective method for reducing test data volume and memory requirement with relatively small cost. An effective test structure for embedded hard cores is easy to implement and it is also capable of producing high-quality tests as part of the design flow.The purpose of Test data compression intends to reduce Test data volume by using Test Stimulus Compression such as Code-based schemes, Linear-decompression-based schemes and Broadcast-scan-based schemes.The research work addresses the problem of the test data volume and memory requirements. The primary objective of this study is to introduce novel techniques that improve the compression ratio by reducing test data volume during at-speed test in scan designs. This in turn diminishes the tester memory requirement and hence chip area is reduced forBuilt-in-Self Test environment.The aim of this research is to introduce various compression algorithms by combining the existing data compression techniques. The algorithms are designed to reduce the volume of test patterns of input that is essential to guarantee an acceptable level of fault coverage which is a key parameter to evaluate the quality of testing.