Andere Kunden interessierten sich auch für
![Timing Optimization Through Clock Skew Scheduling (eBook, PDF)]( "Timing Optimization Through Clock Skew Scheduling (eBook, PDF)")
Timing Optimization Through Clock Skew Scheduling (eBook, PDF)96,29 €![Principles of VLSI RTL Design (eBook, PDF)]( "Principles of VLSI RTL Design (eBook, PDF)")
Principles of VLSI RTL Design (eBook, PDF)96,29 €![On and Off-Chip Crosstalk Avoidance in VLSI Design (eBook, PDF)]( "On and Off-Chip Crosstalk Avoidance in VLSI Design (eBook, PDF)")
On and Off-Chip Crosstalk Avoidance in VLSI Design (eBook, PDF)106,99 €![Multimedia Signal Coding and Transmission (eBook, PDF)]( "Multimedia Signal Coding and Transmission (eBook, PDF)")
Multimedia Signal Coding and Transmission (eBook, PDF)79,95 €![Routing Congestion in VLSI Circuits (eBook, PDF)]( "Routing Congestion in VLSI Circuits (eBook, PDF)")
Routing Congestion in VLSI Circuits (eBook, PDF)106,99 €![Minimizing and Exploiting Leakage in VLSI Design (eBook, PDF)]( "Minimizing and Exploiting Leakage in VLSI Design (eBook, PDF)")
Minimizing and Exploiting Leakage in VLSI Design (eBook, PDF)106,99 €![Practical Problems in VLSI Physical Design Automation (eBook, PDF)]( "Practical Problems in VLSI Physical Design Automation (eBook, PDF)")
Practical Problems in VLSI Physical Design Automation (eBook, PDF)149,79 €
High definition video requires substantial compression in order to be transmitted or stored economically. Advances in video coding standards from MPEG-1, MPEG-2, MPEG-4 to H.264/AVC have provided ever increasing coding efficiency, at the expense of great computational complexity which can only be delivered through massively parallel processing.
This book will present VLSI architectural design and chip implementation for high definition H.264/AVC video encoding, using a state-of-the-art video application, with complete VLSI prototype, via FPGA/ASIC. It will serve as an invaluable reference for anyone interested in VLSI design and high-level (EDA) synthesis for video.
This book will present VLSI architectural design and chip implementation for high definition H.264/AVC video encoding, using a state-of-the-art video application, with complete VLSI prototype, via FPGA/ASIC. It will serve as an invaluable reference for anyone interested in VLSI design and high-level (EDA) synthesis for video.
From the reviews:
"An academic project of developing an application-specific VLSI architecture for H.264/AVC video encoding is described in the book. ... The book addresses to researchers, educators, and developers in video coding systems, hardware accelerators for image/video processing, and high-level synthesis of VLSI. Especially, those who are interested in state-of-the-art parallel architecture and implementation of intra prediction, integer motion estimation, fractional motion estimation, discrete cosine transform, context-adaptive binary arithmetic coding, and deblocking filter will find design ideas from this book." (Eleonor Ciurea, Zentralblatt MATH, Vol. 1191, 2010)
"An academic project of developing an application-specific VLSI architecture for H.264/AVC video encoding is described in the book. ... The book addresses to researchers, educators, and developers in video coding systems, hardware accelerators for image/video processing, and high-level synthesis of VLSI. Especially, those who are interested in state-of-the-art parallel architecture and implementation of intra prediction, integer motion estimation, fractional motion estimation, discrete cosine transform, context-adaptive binary arithmetic coding, and deblocking filter will find design ideas from this book." (Eleonor Ciurea, Zentralblatt MATH, Vol. 1191, 2010)