Andere Kunden interessierten sich auch für
![Parameterized SOC Design for Battery Powered Portable Systems]( "Parameterized SOC Design for Battery Powered Portable Systems")
Parameterized SOC Design for Battery Powered Portable Systems32,99 €![Static Timing Analysis for Nanometer Designs]( "Static Timing Analysis for Nanometer Designs")
Static Timing Analysis for Nanometer Designs114,99 €![Static Timing Analysis for Nanometer Designs]( "Static Timing Analysis for Nanometer Designs")
Static Timing Analysis for Nanometer Designs332,99 €![VLSI Design Methodology Based On A Parameterized Buffer Controller]( "VLSI Design Methodology Based On A Parameterized Buffer Controller")
VLSI Design Methodology Based On A Parameterized Buffer Controller39,99 €![Mechatronics: Multidisciplinary Engineering]( "Mechatronics: Multidisciplinary Engineering")
Mechatronics: Multidisciplinary Engineering32,99 €![Layout-Aware Analog Synthesis Methodology]( "Layout-Aware Analog Synthesis Methodology")
Layout-Aware Analog Synthesis Methodology44,99 €![SENSITIVITY ANALYSIS TOOL FOR ANALOG LAYOUT GENERATION]( "SENSITIVITY ANALYSIS TOOL FOR ANALOG LAYOUT GENERATION")
SENSITIVITY ANALYSIS TOOL FOR ANALOG LAYOUT GENERATION32,99 €
Traditional analog integrated circuit design methodologies split circuit synthesis and physical layout design into different phases. Since analog circuits are usually very sensitive, physical layout effects, such as parasitics, can have significant influence on the performance and even the functionality of the design. Lack of considering layout effects in the circuit synthesis phase can result in numerous re-design iterations. Developing new analog design flows, methodologies, and automation tools are thus required in order to solve the problem. This book describes a new analog circuit design flow which uses parameterized representation of physical layouts in order to estimate layout-induced parasitics. With the use of algorithms for partitioning parameterized polygons, accurate models of extracted circuits, which include models of parasitics, can be generated automatically and efficiently. As a result, values of layout-induced parasitics can be calculated or estimated on the flyin the circuit synthesis process. Re-design iterations can thus be minimized.