Andere Kunden interessierten sich auch für
![HW/SW Codesign Techniques in Parallel Computing Systems]( "HW/SW Codesign Techniques in Parallel Computing Systems")
HW/SW Codesign Techniques in Parallel Computing Systems44,99 €![HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm]( "HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm")
HW/SW Implementation trade-offs of MPEG-4 Data-Flow Algorithm44,99 €![OOCE: Un middleware Hw-Sw orientado a objetos para Sistemas en Chip]( "OOCE: Un middleware Hw-Sw orientado a objetos para Sistemas en Chip")
OOCE: Un middleware Hw-Sw orientado a objetos para Sistemas en Chip45,99 €![Adaptive Multiprocessor Systems-on-Chip Architectures]( "Adaptive Multiprocessor Systems-on-Chip Architectures")
Adaptive Multiprocessor Systems-on-Chip Architectures38,99 €![Safe and Secure I/O Sharing for Mixed-Criticality Embedded Real-Time Systems for Avionics]( "Safe and Secure I/O Sharing for Mixed-Criticality Embedded Real-Time Systems for Avionics")
Safe and Secure I/O Sharing for Mixed-Criticality Embedded Real-Time Systems for Avionics49,99 €![A Development Environment for High Performance Embedded Systems]( "A Development Environment for High Performance Embedded Systems")
A Development Environment for High Performance Embedded Systems38,99 €![Memory Allocation Problems in Embedded Systems]( "Memory Allocation Problems in Embedded Systems")
Memory Allocation Problems in Embedded Systems181,99 €
We present a framework and tools for modelling and performance analysis of multiprocessor embedded systems. Our framework consists of component-based models for modelling parallel software and multiprocessor hardware, and tools for code generation and performance analysis. The framework allows jointly analyzing software and hardware performance rather than evaluating each one in isolation. This joint evaluation enables predicting the impact of hardware on software performance and the ability of hardware performance to accommodate future services at design time. The framework component model relies on transaction-level description of hardware and programmer-level description of software. We apply the framework for analyzing the performance of several implementations of a MPEG-4 video encoding on custom multimedia hardware, Philips Wasabi/Cake NoC and IPv4 packet forwarding over the Intel dual IXP2800 NP. The experiments carried out on these real-life industrial-size applications show that our framework is scalable and delivers precise performance results with fast simulation speed.