Andere Kunden interessierten sich auch für
![IMPLEMENTATION OF MIL-STD-1553 BUS PROTOCOL USING AVR MICROCONTROLLERS]( "IMPLEMENTATION OF MIL-STD-1553 BUS PROTOCOL USING AVR MICROCONTROLLERS")
IMPLEMENTATION OF MIL-STD-1553 BUS PROTOCOL USING AVR MICROCONTROLLERS32,99 €![VHDL based design of energy efficient MIL-STD 1553B Manchester Decoder]( "VHDL based design of energy efficient MIL-STD 1553B Manchester Decoder")
VHDL based design of energy efficient MIL-STD 1553B Manchester Decoder23,99 €![Projeto baseado em VHDL de um descodificador Manchester MIL-STD 1553B energeticamente eficiente]( "Projeto baseado em VHDL de um descodificador Manchester MIL-STD 1553B energeticamente eficiente")
Projeto baseado em VHDL de um descodificador Manchester MIL-STD 1553B energeticamente eficiente23,99 €![VHDL-basierter Entwurf eines energieeffizienten MIL-STD 1553B Manchester Decoders]( "VHDL-basierter Entwurf eines energieeffizienten MIL-STD 1553B Manchester Decoders")
VHDL-basierter Entwurf eines energieeffizienten MIL-STD 1553B Manchester Decoders35,90 €![Conception en VHDL d'un décodeur de Manchester MIL-STD 1553B économe en énergie]( "Conception en VHDL d'un décodeur de Manchester MIL-STD 1553B économe en énergie")
Conception en VHDL d'un décodeur de Manchester MIL-STD 1553B économe en énergie23,99 €![Progetto basato su VHDL di un decodificatore Manchester MIL-STD 1553B ad alta efficienza energetica]( "Progetto basato su VHDL di un decodificatore Manchester MIL-STD 1553B ad alta efficienza energetica")
Progetto basato su VHDL di un decodificatore Manchester MIL-STD 1553B ad alta efficienza energetica23,99 €![Proektirowanie änergoäffektiwnogo manchesterskogo dekodera MIL-STD 1553B na osnowe VHDL]( "Proektirowanie änergoäffektiwnogo manchesterskogo dekodera MIL-STD 1553B na osnowe VHDL")
Proektirowanie änergoäffektiwnogo manchesterskogo dekodera MIL-STD 1553B na osnowe VHDL23,99 €
Modern day avionics and satellite communication systems communicate with each other using MIL-STD- 1553B bus protocol. This book aim to provide an intensive study for the software and hardware level implementation of MIL-STD-1553B bus protocol on FPGA board using a new methodology of digital phase lock loop (DPLL). The book describes the basics of bus protocol, modular level implementation of different units of protocol and software & hardware implementation issues and their solutions. ISE Xilinx Spartan 3 FPGA kit is used for the execution of different modules of protocol like UART, Bus Controller, Manchester encoder/decoder and DPLL. DPLL is used for data clock recovery from encoded Manchester data of the channel at receiver end, instead of implementing common practice of initiating a separate clock for encoded Manchester data processing. Usage of DPLL, resolves the synchronization issues, a major concern in high data rate embedded systems and increases the integrity and reliability of the system. The actual implementation of different transactions of bus i.e. BC to RT and RT to RT is discussed in detailed.