Andere Kunden interessierten sich auch für
![A High Performance Low Power Universal Gate Implementation]( "A High Performance Low Power Universal Gate Implementation")
A High Performance Low Power Universal Gate Implementation26,99 €![Design Methodology for Differential Power Analysis Resistant Circuits]( "Design Methodology for Differential Power Analysis Resistant Circuits")
Design Methodology for Differential Power Analysis Resistant Circuits36,99 €![Maximum Power Point tracker solar charge controller ( MPPT )]( "Maximum Power Point tracker solar charge controller ( MPPT )")
Maximum Power Point tracker solar charge controller ( MPPT )32,99 €![Low Power Digital Design using Asynchronous Logic]( "Low Power Digital Design using Asynchronous Logic")
Low Power Digital Design using Asynchronous Logic32,99 €![Performance & Power Impact of Multiple DRAM Address Mapping Schemes]( "Performance & Power Impact of Multiple DRAM Address Mapping Schemes")
Performance & Power Impact of Multiple DRAM Address Mapping Schemes32,99 €![Cohesive Coverage Management Leveraging Formal Test Plans]( "Cohesive Coverage Management Leveraging Formal Test Plans")
Cohesive Coverage Management Leveraging Formal Test Plans38,99 €![Novel approach to design low power low noise CMOS Amplifier]( "Novel approach to design low power low noise CMOS Amplifier")
Novel approach to design low power low noise CMOS Amplifier32,99 €
Thermal and power related issues are common in most modern microprocessors. We are not only talking about servers, but also mobile devices, desktop computers, laptop, GPUs, APUs, etc. For many years microprocessor design has been (and is) limited by power dissipation and temperature. Many studies refer to these key factors as the "Power Wall". Even today, this "Power Wall" is still limiting the number of cores that can be placed on the same die. In this project we worked in the design, implementation and testing of microarchitecture techniques for accurately adapting the processor performance to power constraints in the single core scenario, multi-core scenario and 3D die-stacked core scenario. We first introduce "Power-Tokens", to approximate the power being consumed by the processor in real time. Later we will discuss different mechanisms based on pipeline throttling, confidence estimation, instruction criticality information, to adapt the processor to a predefined power budget.