Andere Kunden interessierten sich auch für
![Surface potential of Dual Material Gate MOSFET with high-k dielectrics]( "Surface potential of Dual Material Gate MOSFET with high-k dielectrics")
Surface potential of Dual Material Gate MOSFET with high-k dielectrics23,99 €![Metal Gate Materials for CMOS Application]( "Metal Gate Materials for CMOS Application")
Metal Gate Materials for CMOS Application44,99 €![Rotary Gate Microvalve for Microfluidic Applications]( "Rotary Gate Microvalve for Microfluidic Applications")
Rotary Gate Microvalve for Microfluidic Applications79,00 €![FLOATING-GATE TRANSISTORS IN ANALOG AND MIXED-SIGNAL CIRCUIT DESIGN]( "FLOATING-GATE TRANSISTORS IN ANALOG AND MIXED-SIGNAL CIRCUIT DESIGN")
FLOATING-GATE TRANSISTORS IN ANALOG AND MIXED-SIGNAL CIRCUIT DESIGN38,99 €![Tunable and reconfigurable circuits using floating-gate transistors]( "Tunable and reconfigurable circuits using floating-gate transistors")
Tunable and reconfigurable circuits using floating-gate transistors38,99 €![Ultrathin Metal Transparent Electrodes for the Optoelectronics Industry]( "Ultrathin Metal Transparent Electrodes for the Optoelectronics Industry")
Ultrathin Metal Transparent Electrodes for the Optoelectronics Industry76,99 €![Bioactive electrodes for biomedical applications]( "Bioactive electrodes for biomedical applications")
Bioactive electrodes for biomedical applications32,99 €
Continuing to scale down the transistor size makes
the adoption of high-k gate dielectrics and metal
electrodes necessary. However, there are still a lot
of problems with high-k transistors such as
Fermi-level pinning (FLP), which affects flatband
voltage Vfb and threshold voltages (Vth) directly.
This book summarizes three FLP mechanisms in gate
stacks with high-k dielectrics and metal electrodes
a dipole formation through (1) the mechanism of
oxygen vacancy formation in a high-k dielectric
layer; (2) the hybridization between a metal gate and
a high-k dielectric layer; and (3) the interaction
between an interfacial SiO2 layer and a high-k
dielectric layer. This book focuses on the study of
FLP and dipoles induced by capping a thin lanthanide
oxide layer on a gate stack with a Hf-based high-k
dielectric. By examining Vfb shifts in specially
designed gate stacks, it is concluded that the
negative Vfb shift is due to a dipole formation at
the interface between the interfacial SiO2 layer and
a lanthanide silicate layer. The Vfb shifts by other
two FLP mechanisms are also studied. The book is very
useful for those who are interested in FLP and Vth
tuning in high-k transistors.
the adoption of high-k gate dielectrics and metal
electrodes necessary. However, there are still a lot
of problems with high-k transistors such as
Fermi-level pinning (FLP), which affects flatband
voltage Vfb and threshold voltages (Vth) directly.
This book summarizes three FLP mechanisms in gate
stacks with high-k dielectrics and metal electrodes
a dipole formation through (1) the mechanism of
oxygen vacancy formation in a high-k dielectric
layer; (2) the hybridization between a metal gate and
a high-k dielectric layer; and (3) the interaction
between an interfacial SiO2 layer and a high-k
dielectric layer. This book focuses on the study of
FLP and dipoles induced by capping a thin lanthanide
oxide layer on a gate stack with a Hf-based high-k
dielectric. By examining Vfb shifts in specially
designed gate stacks, it is concluded that the
negative Vfb shift is due to a dipole formation at
the interface between the interfacial SiO2 layer and
a lanthanide silicate layer. The Vfb shifts by other
two FLP mechanisms are also studied. The book is very
useful for those who are interested in FLP and Vth
tuning in high-k transistors.