Andere Kunden interessierten sich auch für
![Debug Automation from Pre-Silicon to Post-Silicon]( "Debug Automation from Pre-Silicon to Post-Silicon")
Debug Automation from Pre-Silicon to Post-Silicon37,99 €![Introduction to Logic Circuits & Logic Design with VHDL]( "Introduction to Logic Circuits & Logic Design with VHDL")
Introduction to Logic Circuits & Logic Design with VHDL60,99 €![Trace-Based Post-Silicon Validation for VLSI Circuits]( "Trace-Based Post-Silicon Validation for VLSI Circuits")
Trace-Based Post-Silicon Validation for VLSI Circuits74,99 €![Post-Silicon and Runtime Verification for Modern Processors]( "Post-Silicon and Runtime Verification for Modern Processors")
Post-Silicon and Runtime Verification for Modern Processors110,99 €![From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators]( "From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators")
From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators74,99 €![IP Cores Design from Specifications to Production]( "IP Cores Design from Specifications to Production")
IP Cores Design from Specifications to Production37,99 €![Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design]( "Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design")
Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design74,99 €
This book describes automated debugging approaches for the bugs and the faults which appear in different abstraction levels of a hardware system. The authors employ a transaction-based debug approach to systems at the transaction-level, asserting the correct relation of transactions. The automated debug approach for design bugs finds the potential fault candidates at RTL and gate-level of a circuit. Debug techniques for logic bugs and synchronization bugs are demonstrated, enabling readers to localize the most difficult bugs. Debug automation for electrical faults (delay faults)finds the potentially failing speedpaths in a circuit at gate-level. The various debug approaches described achieve high diagnosis accuracy and reduce the debugging time, shortening the IC development cycle and increasing the productivity of designers.
Describes a unified framework for debug automation used at both pre-silicon and post-silicon stages;Provides approaches for debug automation of a hardware system at different levels of abstraction, i.e., chip, gate-level, RTL and transaction level;Includes techniques for debug automation of design bugs and electrical faults, as well as an infrastructure to debug NoC-based multiprocessor SoCs.
Describes a unified framework for debug automation used at both pre-silicon and post-silicon stages;Provides approaches for debug automation of a hardware system at different levels of abstraction, i.e., chip, gate-level, RTL and transaction level;Includes techniques for debug automation of design bugs and electrical faults, as well as an infrastructure to debug NoC-based multiprocessor SoCs.