Andere Kunden interessierten sich auch für
![Innovative Methods to Design Dual Frequency GPS Receiver Antenna]( "Innovative Methods to Design Dual Frequency GPS Receiver Antenna")
Innovative Methods to Design Dual Frequency GPS Receiver Antenna26,99 €![Self-Sleep Circuits for Low Power VLSI Design]( "Self-Sleep Circuits for Low Power VLSI Design")
Self-Sleep Circuits for Low Power VLSI Design45,99 €![Automated Analysis of the Oximetry Signal to Simplify the Diagnosis of Pediatric Sleep Apnea]( "Automated Analysis of the Oximetry Signal to Simplify the Diagnosis of Pediatric Sleep Apnea")
Automated Analysis of the Oximetry Signal to Simplify the Diagnosis of Pediatric Sleep Apnea117,99 €![Design and performance analysis of low power and high speed dual modulus prescalers]( "Design and performance analysis of low power and high speed dual modulus prescalers")
Design and performance analysis of low power and high speed dual modulus prescalers46,99 €![Sleep Stages Classification Using WT And ANN]( "Sleep Stages Classification Using WT And ANN")
Sleep Stages Classification Using WT And ANN32,99 €![Dual-sensor approach for indoor user localisation and tracking]( "Dual-sensor approach for indoor user localisation and tracking")
Dual-sensor approach for indoor user localisation and tracking46,99 €![Design FLC for Dual Sensors Cardiac Pacemaker in Bradycardia at Rest]( "Design FLC for Dual Sensors Cardiac Pacemaker in Bradycardia at Rest")
Design FLC for Dual Sensors Cardiac Pacemaker in Bradycardia at Rest32,99 €
For the most recent CMOS technology feature sizes (e.g., 90nm and 65nm and less), leakage power dissipation has become a major concern. According to the International Technology Roadmap for Semiconductors (ITRS), leakage power dissipation may come to dominate total power consumption as technology feature sizes shrink. We propose a new method called dual sleep method which reduces leakage current and saves area in a considerable amount. It also saves exact logic state which makes it better than traditional sleep and zigzag techniques. Unlike the stack approach (which saves state), this approach can work well with dual-Vth technologies, reducing leakage by several orders of magnitude over the stack approach in single-Vth technology. In comparison with the most common approaches in VLSI design (sleepy stack and sleepy keeper approaches), the dual sleep method serves better leakage power and dynamic power management than sleepy keeper and better speed than sleepy stack. Moreover, thearea required by dual sleep method is much less than those of the sleepy stack and sleepy keeper approaches.