Andere Kunden interessierten sich auch für
![Heat Management in Integrated Circuits: On-Chip and System-Level Monitoring and Cooling]( "Heat Management in Integrated Circuits: On-Chip and System-Level Monitoring and Cooling")
Heat Management in Integrated Circuits: On-Chip and System-Level Monitoring and Cooling195,99 €![Designing Embedded Systems with 32-Bit PIC Microcontrollers and Mikroc]( "Designing Embedded Systems with 32-Bit PIC Microcontrollers and Mikroc")
Designing Embedded Systems with 32-Bit PIC Microcontrollers and Mikroc22,99 €![CPU Design]( "CPU Design")
CPU Design123,99 €![Design of Wireless Autonomous Datalogger IC's]( "Design of Wireless Autonomous Datalogger IC's")
Design of Wireless Autonomous Datalogger IC's189,99 €![Foundations of Analog and Digital Electronic Circuits]( "Foundations of Analog and Digital Electronic Circuits")
Foundations of Analog and Digital Electronic Circuits100,99 €![Transaction-Level Modeling with SystemC]( "Transaction-Level Modeling with SystemC")
Transaction-Level Modeling with SystemC142,99 €![Software-Implemented Hardware Fault Tolerance]( "Software-Implemented Hardware Fault Tolerance")
Software-Implemented Hardware Fault Tolerance191,99 €
This book will explain how to verify SoC (Systems on Chip) logic designs using "formal and "semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in "functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.
For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.
. First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.
. Formal verification of high-level designs (RTL or higher).
. Verification techniques are discussed with associated system-level design methodology.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.
. First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.
. Formal verification of high-level designs (RTL or higher).
. Verification techniques are discussed with associated system-level design methodology.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.