This is the first book dedicated to hands-on hardware security training. It includes a number of modules to demonstrate attacks on hardware devices and to assess the efficacy of the countermeasure techniques. This book aims to provide a holistic hands-on training to upper-level undergraduate engineering students, graduate students, security researchers, practitioners, and industry professionals, including design engineers, security engineers, system architects, and chief security officers. All the hands-on experiments presented in this book can be implemented on readily available Field Programmable Gate Array (FPGA) development boards making it easy for academic and industry professionals to replicate the modules at low cost. This book enables readers to gain experiences on side-channel attacks, fault-injection attacks, optical probing attack, PUF, TRNGs, odometer, hardware Trojan insertion and detection, logic locking insertion and assessment, and more.
- Discusses attacks including side-channel, fault-injection, optical probing, PUF, TRNGs, hardware Trojans and more
- Provides hands-on experiments, with step-by-step description, for attacks and countermeasure mechanisms
- Enables design of secure, reliable, and trustworthy hardware, via hands-on experience
Dieser Download kann aus rechtlichen Gründen nur mit Rechnungsadresse in A, B, BG, CY, CZ, D, DK, EW, E, FIN, F, GR, HR, H, IRL, I, LT, L, LR, M, NL, PL, P, R, S, SLO, SK ausgeliefert werden.
Die Herstellerinformationen sind derzeit nicht verfügbar.
Mark M. Tehranipoor is currently the Intel Charles E. Young Preeminence Endowed Chair Professor and the Chair of the Department of Electrical and Computer Engineering (ECE) at the University of Florida. His current research projects include: hardware security and trust, supply chain security, IoT security, VLSI design, test and reliability. He is a recipient of a dozen best paper awards and nominations, as well as the 2008 IEEE Computer Society (CS) Meritorious Service Award, the 2012 IEEE CS Outstanding Contribution, the 2009 NSF CAREER Award, and the 2014 AFOSR MURI award. He received the 2020 University of Florida Innovation of the year as well as teacher/scholar of the year awards. He co-founded the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), IEEE International Conference on Physical Assurance and Inspection of Electronics (PAINE). He serves on the program committee of more than a dozen leading conferences and workshops. He has also served as Program and General Chair of a number of IEEE and ACM sponsored conferences and workshops (HOST, ITC, DFT, D3T, DBT, NATW, and more). He is currently serving as a founding EIC for Journal on Hardware and Systems Security (HaSS) and served as Associate Editor for TC, JETTA, JOLPE, TODAES, IEEE D&T, TVLSI. He is currently serving as a founding director for Florida Institute for Cybersecurity Research (FICS) and a number of other centers with focus on microelectronics security. Dr. Tehranipoor is a Fellow of the IEEE, a Fellow of the ACM, a Fellow of the National Academy of Inventors (NAI), a Golden Core Member of IEEE CS, and Member of ACM SIGDA.
N. Nalla Anandakumar is currently a Senior Specialist on Security and Privacy at Continental Automotive, Singapore. He received his Ph.D. from IIIT-Delhi, India in 2020 and his M.E from Anna University, Chennai in 2006. Prior to joining the Continental in 2023, he was a postdoctoral fellow at the Florida Institute of Cyber ¿¿Security Research (FICS), University of Florida, USA. Earlier he worked as a Scientist at the Society for Electronic Transactions and Security (SETS), India from 2008 to 2020. He was also a visiting researcher at the Nanyang Technological University (NTU), Singapore in 2013. His current research interests include hardware security with a specific focus on secure software/hardware architecture design, physically unclonable functions, implementations of classical and post quantum cryptographic algorithms, side-channel and fault injection attacks, and hardware IP protection. He has authored more than 25 technical papers in leading journals and conferences. He has served as Principal and Co-Principal Investigator of five funded R&D projects in the hardware security area. He has served on few technical program committee members and coordinated few conference events at national and international levels. He also served as a peer reviewer for more than 60 technical journal and conference papers. He is a senior member of IEEE.
Farimah Farahmandi is an assistant professor in the Department of Electrical and Computer Engineering at the University of Florida. She received her Ph.D. from the Department of Computer and Information Science and Engineering at the University of Florida, 2018. She received her B.S. and M.S. from the Department of Electrical and Computer Engineering at the University of Tehran, Iran, in 2010 and 2013, respectively. Her research interests include design automation of System-on-Chips and energy-efficient systems, formal verification, hardware security validation, and post-silicon validation and debug. Her research has resulted in two books, seven book chapters, and several publications in premier ACM/IEEE journals and conferences, including IEEE Transactions on Computers, IEEE Transactions on CAD, Design Automation Conference (DAC), and Design Automation and Test in Europe (DATE). Her research has been recognized by several awards, including IEEE System Validation and Debug Technology Committee Student Research Award, Gartner Group Info-Tech Scholarship, a nomination for the Best Paper Award in ASPDAC 2017, and DAC Richard Newton Young Student Fellowship. She has actively collaborated with various research groups (IBM, Intel, and Cisco) that have led to several joint publications. She currently serves as an Associate Editor of IET Computers & Digital Techniques. She also has served on many technical program committees as well as organizing committees of premier ACM and IEEE conferences. Her research has been sponsored by SRC, AFRL, DARPA, and Cisco. She is a member of IEEE and ACM.
Chapter 1. Physical Unclonable Functions (PUFs).- Chapter 2. True Random Number Generator (TRNG).- Chapter 3. Recycled Chip Detection using RO-based Odometer.- Chapter 4. Recycled FPGA Detection.- Chapter 5. Hardware Trojan Insertion.- Chapter 6. Hardware Trojan Detection.- Chapter 7. Security Verification.- Chapter 8. Power Analysis Attacks on AES.- Chapter 9. EM Side-Channel Attack on AES.- Chapter 10. Logic Locking Insertion and Assessment.- Chapter 11. Clock Glitch Fault Attack on FSM in AES Controller.- Chapter 12. Voltage Glitch Attack on an FPGA AES Implementation.- Chapter 13. Laser Fault Injection Attack (FIA).- Chapter 14. Optical Probing Attack on Logic Locking.- Chapter 15. Universal Fault Sensor.- Chapter 16. Scanning Electron Microscope Training.
