Andere Kunden interessierten sich auch für
![Design of a Low Power High Speed ALU]( "Design of a Low Power High Speed ALU")
Design of a Low Power High Speed ALU26,99 €![GDI: Power & Area Efficient Digital Circuits for Portable Devices]( "GDI: Power & Area Efficient Digital Circuits for Portable Devices")
GDI: Power & Area Efficient Digital Circuits for Portable Devices29,99 €![Design and implementation of low power and high performance filter]( "Design and implementation of low power and high performance filter")
Design and implementation of low power and high performance filter26,99 €![Gate Diffusion Input (GDI) Technique]( "Gate Diffusion Input (GDI) Technique")
Gate Diffusion Input (GDI) Technique23,99 €![Design and performance analysis of low power and high speed dual modulus prescalers]( "Design and performance analysis of low power and high speed dual modulus prescalers")
Design and performance analysis of low power and high speed dual modulus prescalers46,99 €![Design of Low Power and High Performance Logic Circuits]( "Design of Low Power and High Performance Logic Circuits")
Design of Low Power and High Performance Logic Circuits40,99 €![Low Power High Performance Sequential Logic Design]( "Low Power High Performance Sequential Logic Design")
Low Power High Performance Sequential Logic Design32,99 €
Latches and flip-flops used in low power sequential circuits are discussed in this book. A synthesis technique for power optimization in combinational logic circuits has been described. A flip flop has been proposed to reduce power consumption in CMOS circuits. A latch has been proposed which is evaluated from the standard ultra voltage latch for low power application. Simulation results show that the proposed latch has the lowest power consumption with no speed penalty. The significant power and area savings can be achieved by using proposed design.