Andere Kunden interessierten sich auch für
![Massive MIMO Detection Algorithm and VLSI Architecture]( "Massive MIMO Detection Algorithm and VLSI Architecture")
Massive MIMO Detection Algorithm and VLSI Architecture74,99 €![Massive MIMO Detection Algorithm and VLSI Architecture]( "Massive MIMO Detection Algorithm and VLSI Architecture")
Massive MIMO Detection Algorithm and VLSI Architecture74,99 €![Einführung in den VLSI-Entwurf]( "Einführung in den VLSI-Entwurf")
Einführung in den VLSI-Entwurf49,95 €![Benchmark Creation for Circuit Partitioning Algorithms]( "Benchmark Creation for Circuit Partitioning Algorithms")
Benchmark Creation for Circuit Partitioning Algorithms29,99 €![Efficient methods of Cooperative Cache Partitioning]( "Efficient methods of Cooperative Cache Partitioning")
Efficient methods of Cooperative Cache Partitioning29,99 €![VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes]( "VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes")
VLSI Architectures For Soft-Decision Decoding Of Reed-Solomon Codes48,99 €![High Performance CMOS Multiplier, Barrel Shifter and Modeling of NBTI]( "High Performance CMOS Multiplier, Barrel Shifter and Modeling of NBTI")
High Performance CMOS Multiplier, Barrel Shifter and Modeling of NBTI40,99 €
As VLSI circuits become larger and more complex, the need to improve design automation tools becomes more urgent. Interconnect effects dominate performance and power in the Deep Submicron regime, and Computer Aided Design tools and methodologies need to focus more on interconnect optimization. In addition, there is a push for dramatic levels of on-chip integration in modern circuits. The cumulative effects of the two make design of leading-edge electronic products difficult. In this work, we propose improved techniques and methodologies for layout design of modern VLSI chips. These techniques can be classified as floorplanning, mixed-size placement and VLSI placement for physical synthesis. The proposed algorithms address novel problem formulations and design concerns that arise in modern VLSI designs.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.
Hinweis: Dieser Artikel kann nur an eine deutsche Lieferadresse ausgeliefert werden.